Design IP for USB Type-C Port Controller

Overview

Introduction of USB Type-C™ connector, USB 3.1 and USB Power Delivery 2.0 specifications is driving new applications in emerging mobile and consumer products. Cadence® way is going forward with an IP core that implements the Cadence Design IP for USB Type-C Port Controller compliant with relevant USB specifications. The Controller IP enables management of a Type-C subsystem that may include USB 3.1 IP for data transfer rates of 10Gbps, Power Delivery IC for up to 100W power output and DisplayPort™ 1.3/1.4 support for up to 8K video output resolution.

The Controller IP targets USB Type-C connector applications that make full use of USB Power Delivery 2.0 and USB Type-C Alternate Modes. The Controller IP provides the necessary functionality to enable Type-C connector support, Power Management IC control, and support for both USB and DisplayPort protocols.

The I2C interface of the Controller IP provides support for an external MCU, while an ARM® AMBA® APB interface interfaces to embedded controller or main applications processor.

The Controller IP is delivered with an API to ease integration into the target application. The Controller IP is silicon proven and has been extensively validated with multiple hardware platforms.

The Controller IP is part of the comprehensive Cadence Design IP portfolio comprised of interface, memory, analog, and systems and peripherals IP.

Key Features

- Power Delivery support for up to 100W of power through external Power Management IC
- Standard I2C or ARM AMBA APB interfaces for external or embedded controller interfaces
- Up to 10Gbps of data transfer when integrated with USB 3.1 IP
- Compliant with USB Type-C Cable and Connector, Power Delivery and DisplayPort Alt-Mode specs
- Support for 8K video through DisplayPort 1.3/1.4 Alt-Mode
- Good CRC generation

Benefits

- Specification compliance speeds up system development and time to market
- Support for Alt Modes and Power Delivery enables new applications
- External and embedded controller support provides system flexibility

Figure 1: Example System-Level Block Diagram
**Product Details**

The Controller IP implements lower layers of PD communication in a Type-C application. Optionally, the TCPC Controller can work autonomously by advertising itself based on value of strap pins.

The Controller IP is using a small processor-equipped system, the firmware (FW) of which is preloaded into its instruction RAM.

Additional hardware modules accelerate some tasks so the real-time requirements put on firmware are low. These implement the following functions:

- CRC calculation
- BMC encoder
- BMC decoder

The APB slave interface provides access to an emulated register set. This is a custom register set defined within The Controller IP specification. It is emulated by the embedded processor within its data memory space.

The embedded processor utilizes Special Function Registers (SFR) mapped into its data memory to control and monitor the TCPC-defined interfaces, including its interfaces to the PHY part of the Controller (TCPD PHY). This includes an APB Master Interface to enable control of TCPD-PHY.

The wakeup detection logic within The Controller IP detects activity on the APB slave interface and the Type-C PHY interfaces, which enables the FW to effectively stall waiting on events relating to Type-C configuration.

**Availability**

The Controller IP is available with various configurations and supports the following protocols:

<table>
<thead>
<tr>
<th>Protocol</th>
<th>Speed</th>
<th>Process node</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB 3.0, DP 1.3 HBR2</td>
<td>6G</td>
<td>TSMC 28HPC</td>
</tr>
<tr>
<td>USB 3.1, DP 1.3 HBR3</td>
<td>10G</td>
<td>TSMC 16FFC</td>
</tr>
</tbody>
</table>

**Related Products**

- Cadence Dual Role Device Controller IP for USB 3.0
- Cadence IP for DisplayPort TX Controller
- Cadence 6Gbps Multi-Protocol SerDes PHY IP
- Cadence 10Gbps Multi-Protocol SerDes PHY IP

**Deliverables**

- Synthesizable RTL
- Testbench
- Synthesis and simulation support files
- GDS for PHY
- Documentation

For more information, visit [ip.cadence.com](http://ip.cadence.com)