Overview

Formal analysis is a mathematical approach to verification that has the unique ability to prove that a design is 100% correct. This method is tremendously useful, but is limited in the size and types of designs that can be verified. Still, for IP blocks with bus-style interfaces, it is an ideal verification solution.

Cadence® Assertion-Based VIP simplifies formal verification through its plug-and-play approach. Just attach the VIP to your design and run – no need for complicated tests and coverage analysis.

No Tests Required

With Cadence Assertion-Based VIP, no test creation is required. Unlike logic simulation that uses test sequences to stimulate a design, a pre-programmed set of “constraints” is supplied with the assertion-based VIP. These constraints describe the range of all possible stimulus for a given interface specification. Also, “assertions” in the VIP check the interface signaling to make sure your design is acting in accordance with the protocol specification. You can start verifying your design in minutes with our assertion-based VIP.

Specification Support

The SDRAM ABVIP supports the JEDEC SDR SDRAM STANDARD (JEDEC No.21-C) protocol specification.

Product Highlights

- Supports all legal data and address widths configuration
- Supports different types of burst Read/Write operations
- Supports different burst lengths of 2, 4, or 8
- Supports all legal CAS latency
- Supports multibank operations
- Supports Mode register set command
- Supports configurable auto refresh and self refresh mode
- Supports all legal values of the auto precharge for each burst
- Supports power down mechanism

Supported Design-Under-Test Configurations

<table>
<thead>
<tr>
<th></th>
<th>Master</th>
<th>Slave</th>
<th>Hub/Switch</th>
<th>Full Stack</th>
<th>Controller-only</th>
<th>PHY-only</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>✔</td>
<td>✔</td>
<td></td>
<td>✔</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>