Overview

Formal analysis is a mathematical approach to verification that has the unique ability to prove that a design is 100% correct. This method is tremendously useful, but is limited in the size and types of designs that can be verified. Still, for IP blocks with bus-style interfaces, it is an ideal verification solution.

Cadence® Assertion-Based VIP simplifies formal verification through its plug-and-play approach. Just attach the VIP to your design and run – no need for complicated tests and coverage analysis.

No Tests Required

With Cadence Assertion-Based VIP, no test creation is required. Unlike logic simulation that uses test sequences to stimulate a design, a pre-programmed set of “constraints” is supplied with the assertion-based VIP. These constraints describe the range of all possible stimulus for a given interface specification. Also, “assertions” in the VIP check the interface signaling to make sure your design is acting in accordance with the protocol specification. You can start verifying your design in minutes with our assertion-based VIP.

Specification Support

The CHI ABVIP supports the AMBA CHI protocol as defined in the AMBA 5 CHI architecture specification, Issue A.

Product Highlights

• Supports all protocol parameters, for example, data width
• Supports target ID remap
• Configurable support for snoop broadcast vector
• Configurable checking of all exclusive transactions
• Configurable as any of eight node types
• Checks for protocol, network, and link layers
• Full support for request retry

Debug Made Easy

Cadence Assertion-Based VIP works with the Cadence Incisive® Formal Verifier tool to make debug easy. When the VIP detects a design error, Incisive Formal Verifier displays a waveform trace, schematic view, and source code analysis of the bug. This makes it easy to find the root causes of bugs – and fix them!

Supported Design-Under-Test Configurations

- Master
- Slave
- Hub/Switch
- Full Stack
- Controller-only
- PHY-only