

# Simulation VIP for Ethernet 25G/50G

## Overview

Cadence® Simulation VIP is the world’s most widely used VIP for digital simulation. Hundreds of customers have used Cadence VIP to verify thousands of designs, from IP blocks to full systems on chip (SoCs).

The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Cadence Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Cadence Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.


The unique flexible architecture of Cadence VIP makes this possible. It includes a multi-language testbench interface with full access to the source code to make it easy to integrate VIP with your testbench. Optimized cores for simulation and simulation-acceleration allow you to choose the verification approach that best meets your objectives.

## Specification Support

The 25G/50G specifications are developed and maintained by 25 Gigabit Ethernet Consortium and accessible at <http://25gethernet.org/> as per Consortium rules.

## Supported Design-Under-Test Configurations

- |  |  |                                     |
|--|--|-------------------------------------|
| <input checked="" type="checkbox"/> MAC        | <input checked="" type="checkbox"/> PHY  | <input type="checkbox"/> Hub/Switch |
| <input checked="" type="checkbox"/> Full Stack | <input type="checkbox"/> Controller-only | <input type="checkbox"/> PHY-only   |



## Deliverables

People sometimes think of VIP as just a bus functional model (BFM) that responds to interface traffic. But SoC verification requires much more than just a BFM. Cadence Simulation VIP components deliver:

- State machine models incorporate the subtle features of state machine behavior, such as support for multi-tiered, power-saving modes
- Pre-programmed assertions that are built into the VIP to continuously watch simulation traffic to check for protocol violations.
- Test suites are provided for most Cadence VIP components.
- Pre-programmed coverage models used to capture interesting combinations of simulation results. By analyzing the results collected by the coverage model, engineers can tell if the simulations have exercised the various modes of operation of an interface.
- Verification plans for most protocols link the “raw” coverage model results back to the protocol specification.

---

## Key Features

- User-configurable CRC field
- Link-level flow control for each class of service (CoS) as defined by IEEE P802.1p
- FEC appends to the Ethernet frame, additional data that is a result of set of non-binary arithmetic functions performed on the data of the Ethernet frame. This additional data (known as the FEC parity octets) is used to correct errors at the receiving end of the link that may occur when the data is transferred through the link.
- Serial bus defined for Ethernet family PHY read and write registers
- Allows customization of VLAN tags
- Auto-negotiation of 1000BASEX PHYs
- Allows insertion of a message inside the Ethernet frame
- Active, passive configuration
- 10 Mbps, 100 Mbps, 1 Gbps, 10 Gbps, 20Gbps, 25Gbps, 40Gbps, 50Gbps and 100Gbps
- Ethernet frames can be encrypted/decrypted with a user-defined 256/128-bit secure association key based on default cipher suites GCM-AES-256/128. Frames can be integrity or confidentiality protected.
- Option to send an Ethernet packet without preamble, supported for limited interfaces
- Flow control mechanism in which overwhelmed network element sends a pause frame which halts the transmission for a specified period of time
- EEE is a set of enhancements to the twisted-pair and backplane Ethernet family of computer networking standards that will allow for less power consumption during periods of low data activity as per Standard IEEE 802.3az
- Allows custom field insertion anywhere inside the frame starting from the SFD field to the CRC field
- Allows configuration of number of bytes in a CRC field
- Auto-negotiation for Ethernet backplane interfaces
- Custom preamble replaces the standard preamble of seven bytes and Start Frame Delimiter with a random pattern header of n number of bytes, where n is configurable
- 802.3, MAGIC, JUMBO, PAUSE, PFC-PAUSE, VII, SNAP Tagged frame - single tagged (Q-VLAN tag), double tagged (S-VLAN tag and Q-VLAN tag)
- PMD link training as described in Clause 72 of IEEE 802.3
- 802.1qav based Credit Based Shaper Algorithm support for Time Sensitive Streams using QVLAN Enabled packets for all ENET Interfaces.

## Test Suite

This VIP includes a basic and CMS test suite capability that includes:

- 3rd party simulator test execution
- Constrained-random compliance tests
- Tests targeting all protocol layers
- e functional coverage model
- Verification plan mapped to protocol specification
- Verification plan integration with Cadence vManager metric-driven analysis system

## Related Products

- Ethernet 40G/100G Simulation VIP
- Ethernet 10/100/1G/10G Accelerated VIP
- TripleCheck for Ethernet 40G/100G



Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today's electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today's mobile, cloud, and connectivity applications. [www.cadence.com](http://www.cadence.com)