SD Card 4.0 Memory Model

Overview
Memory is a major part of every electronic product. Every system on chip (SoC) contains embedded memories and must also interface with external memory components. The operation of these interfaces impacts both SoC functionality and performance, making memory interface verification a crucial step in the SoC development process.

Cadence® Memory Models are the gold standard for memory interface verification. Used by more than 500 customers, Cadence Memory Models provide support for 6,500 memories spanning 60 memory interface types and 85 memory manufacturers.

Vendor Certification
Memory models for commercial memory components are based on the manufacturer’s datasheets and are then provided to the manufacturer for certification. This closed-loop quality control process means that you can trust your simulation results. Models for new external memory standards that do not yet have commercial component providers and models for internal memory standards are based upon the specifications provided by the controlling standards body, such as JEDEC, ONFi, and SD Association. Cadence works closely with our early-adopter customers to ensure the quality of these models.

Accurate Timing Analysis
When memory models represent actual memory chips and modules, the memory models include full timing parameters that support accurate gate-level simulations. Timing specs are conveniently displayed in the PureView tool and can be overridden for what-if analysis.

Second Source Evaluation
Memory models are inserted into a testbench as generic models that are then associated with a personality file to represent a specific component. This makes it easy to do second-source evaluation of memory components.
Specification Support

The relevant specifications are Part 1 Physical Layer Specification Version 4.00 and Part 1 UHS-II Addendum Version 1.00. Both are available on request from SD Association’s Members Site: https://www.sdcard.org/home/

Key Features

- Half-duplex mode of operation which doubles data throughput
- Interface defined in Appendix-F allows verification of Protocol IP independently
- Allows multiple model instances to be connected using Ring Connection
- Data Burst Retry support through the simulation of Recoverable error
- Boot Code can be loaded from one of the model instances designated as boot device
- Low Power Mode supported through configuration register setting
- Default Speed Range A and faster Range B supported through configuration register setting