

Accelerated VIP for Ethernet 10/100/10G/100G


Overview

Sometimes chips are just too big to verify with logic simulation software. SoCs comprised of tens of millions of logic gates will bog down software simulators, even when running on the fastest servers.

Simulating big designs requires hardware-assisted verification, an approach that uses special-purpose hardware, like Cadence® Palladium® XP systems, to dramatically boost simulation performance.

Cadence Accelerated VIPs are complementary products to Cadence simulation VIP and SpeedBridges. Accelerated VIPs are used to funnel data to the user’s design-under-test and respond to stimulus received from it. Monitor functions such as collecting coverage and setting callbacks are not included.

Tuned for performance, AVIPs are an integral component in a simulation acceleration environment, speeding up verification 10’s to 1,000’s of times relative to simulation. The level of acceleration gain is dependent on the user’s individual testbench and DUT synchronizations.



Specification Support

The Ethernet AVIP is compliant with the IEEE Standard 802.3.

Usage Options

- Simulation Acceleration
- HW/SW co-verification

Supported Design-Under-Test Configurations

- | | | |
|--|---|--|
| <input checked="" type="checkbox"/> MAC | <input checked="" type="checkbox"/> PHY | <input type="checkbox"/> Hub/Switch |
| <input checked="" type="checkbox"/> Full Stack | <input checked="" type="checkbox"/> Controller-only | <input checked="" type="checkbox"/> PHY-only |

Product Highlights

10G MAC:

- Full duplex operation
- Dual-edge 32-bit and single-edge 64-bit XGMII interface to the PHY Interrupt generation on completion of receive and transmit
- Optional automatic preamble, pad, and cyclic redundancy check (CRC) generation on transmitted frames
- Optional non-standard preamble compatibility on received frames
- Promiscuous mode where all valid received frames are forwarded
- PHY management through the MDIO interface
- Jumbo frames of up to 10,240 bytes
- Pause frames
- 802.1Q VLAN tagging with recognition of incoming VLAN and priority tagged frames 802.1Qbb priority-based flow control

- Configurable inter-packet gaps (IPG)
- Limited support for 802.3az Energy Efficient Ethernet (EEE)

10G PHY (PCS):

- Connects to a 10Gb SerDes using a 16-bit, 32-bit, and 64-bit PCS interface
- 64/66B encoding and decoding with support for all reserved codes and signal ordered set
- Data scrambler on transmit path and de-scrambler on receive path
- Optional MDIO interface
- Pseudo-random test pattern generator and error checker with programmable seeds
- PRBS31 test pattern generator and error checker
- Square wave test pattern generator
- PRBS9 test pattern generator
- Optional support for forward error correction (FEC)
- Limited support for EEE

1G MAC (1G/10M/100M):

- 10, 100 and 1000Mbps operation
- Full- and half-duplex operation
- Statistics counter registers for RMON/MIB RGMII
- Automatic pad and CRC generation on transmitted frames
- Frame extension and frame bursting at 1000Mbps in half-duplex mode
- MDIO interface for PHY management

- Jumbo frames up to 10,240 bytes
- Pause frames
- 802.1Q VLAN tagging with recognition of incoming VLAN and priority tagged frames 802.1Qbb priority-based flow control
- Configurable IPG

Other Supported Features:

The Ethernet AVIP supports all types of Ethernet transactions, including:

- Ethernet v2 frames, Ethernet 802.3 frames
- Pause frames
- Priority pause frames
- Jumbo frames
- VLAN tagged frames


The following upper-layer frame formats are now supported in C++ mode as beta features:

- TCP and UDP frame formats
- IPv4 and IPv6 frame formats
- SNAP and MPLS variants of IPv4 / IPv6 / TCP / UDP
- Double VLAN tagged frames

Simulation Acceleration

In simulation acceleration, the Cadence Palladium XP system works in conjunction with the Cadence Incisive® Simulator to divide up the simulation task. The Palladium XP runs the design under test while the Incisive simulator runs the testbench. Accelerated VIP is inserted for each of the standard interfaces in the design with the testbench interface running on Incisive and the acceleration-optimized core running on the Palladium XP.

Most of the testbench components employed in simulation can be reused, which saves set-up time and preserves the controllability and observability of traditional logic simulation. With this approach, performance is often up to 1000X faster than logic simulation.



Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today's electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today's mobile, cloud, and connectivity applications. www.cadence.com