Overview

Sometimes chips are just too big to verify with logic simulation software. SoCs comprised of tens of millions of logic gates will bog down software simulators, even when running on the fastest servers.

Simulating big designs requires hardware-assisted verification, an approach that uses special-purpose hardware, like Cadence® Palladium® XP systems, to dramatically boost simulation performance.

Just as simulation VIP simplifies traditional logic simulation, accelerated VIP makes hardware-assisted verification easier and more productive.

Cadence Accelerated VIP includes the same multi-language testbench interface provided with the simulation VIP as well as acceleration-optimized cores. This combination enables two popular methods of hardware-assisted verification: simulation acceleration and embedded testbench.

Specification Support

All AHB transactions are in accordance with the ARM AMBA® 3 AHB-Lite specification, post-revision 1.0, and the ARM AMBA 5 AHB Protocol Specification.

Product Highlights

- Generate and drive bus traffic as an AHB™ master
- Respond to bus traffic as an AHB slave
- Support batching mode in AHB master
- Support data bus widths of 32, 64, and 128 bits
- The AHB AVIP supports all types of AHB transactions, including:
  - Narrow transfers
  - Outstanding transactions
- The AHB Slave AVIP supports all types of AHB transactions, except for READ bursts with undefined length (HBURST = INCR).

Usage Options

- Simulation Acceleration
- Embedded Testbench

Supported Design-Under-Test Configurations

- Master
- Slave
- Hub/Switch
- Full Stack
- Controller-only
- PHY-only
Simulation Acceleration

In simulation acceleration, the Cadence Palladium XP system works in conjunction with the Cadence Incisive® Simulator to divide up the simulation task. The Palladium XP runs the design under test while the Incisive simulator runs the testbench. Accelerated VIP is inserted for each of the standard interfaces in the design with the testbench interface running on Incisive and the acceleration-optimized core running on the Palladium XP.

Most of the testbench components employed in simulation can be reused, which saves set-up time and preserves the controllability and observeability of traditional logic simulation. With this approach, performance is often up to 1000X faster than logic simulation.