Simulation VIP for SRIO 3.0

Overview

Cadence® Simulation VIP is the world’s most widely used VIP for digital simulation. Hundreds of customers have used Cadence VIP to verify thousands of designs, from IP blocks to full systems on chip (SoCs).

The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Cadence Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Cadence Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.

The unique flexible architecture of Cadence VIP makes this possible. It includes a multi-language testbench interface with full access to the source code to make it easy to integrate VIP with your testbench. Optimized cores for simulation and simulation-acceleration allow you to choose the verification approach that best meets your objectives.

Specification Support

The SRIO VIP supports SRIO Protocol versions 1.3, 2.0 and 2.1 as defined in the SRIO Protocol Specification.

Supported Design-Under-Test Configurations

- Host
- Device
- Full Stack
- Controller-only
- Hub/Switch
- PHY-only

Deliverables

People sometimes think of VIP as just a bus functional model (BFM) that responds to interface traffic. But SoC verification requires much more than just a BFM. Cadence Simulation VIP components deliver:

- State machine models incorporate the subtle features of state machine behavior, such as support for multi-tiered, power-saving modes
- Pre-programmed assertions that are built into the VIP to continuously watch simulation traffic to check for protocol violations.
- Test suites are provided for most Cadence VIP components.
- Pre-programmed coverage models used to capture interesting combinations of simulation results. By analyzing the results collected by the coverage model, engineers can tell if the simulations have exercised the various modes of operation of an interface.
- Verification plans for most protocols link the “raw” coverage model results back to the protocol specification.
**Key Features**

- Input/Output packet formats are supported
- Message passing architecture and packet formats are supported
- Globally shared distributed memory model architecture and packet formats are supported
- Flow Control Logical Layer management based on source, destination and physical channel is supported
- Data Streaming Logical specification is supported
- 1x, 2x, 4x, 8x and 16x Lanes are supported
- Both IDLE1 and IDLE2 sequences and therefore Short and Long Control Symbols are supported
- Multiple virtual channels on PHY are supported
- Both reliable and continuous traffic (RT and CT) are supported
- Both receiver-ended and transmitter-controlled flow control on Physical Layer are supported
- EndPoint Device features are supported
- Both small and large device IDs are supported

**Test Suite**

This VIP includes a basic test suite capability that includes:

- Constrained-random example tests
- 3rd party simulator test execution