Simulation VIP for PCI Express MR-IOV

Overview

Cadence® Simulation VIP is the world’s most widely used VIP for digital simulation. Hundreds of customers have used Cadence VIP to verify thousands of designs, from IP blocks to full systems on chip (SoCs).

The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Cadence Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Cadence Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.

The unique flexible architecture of Cadence VIP makes this possible. It includes a multi-language testbench interface with full access to the source code to make it easy to integrate VIP with your testbench. Optimized cores for simulation and simulation-acceleration allow you to choose the verification approach that best meets your objectives.

Specification Support

MR-IOV supports the Multi-Root I/O Virtualization and Sharing Specification Revision 1.0.

Product Highlights

Part of a complete PCIe solution including:

- PCIe Gen4
- PCIe Gen3
- PCIe Gen2
- NVM Express
- Mobile PCIe
- SR-IOV
- Supports the latest specification ECNs

Supported Design-Under-Test Configurations

- Master
- Full Stack
- Slave
- Hub/Switch
- Controller-only
- PHY-only

Deliverables

People sometimes think of VIP as just a bus functional model (BFM) that responds to interface traffic. But SoC verification requires much more than just a BFM. Cadence Simulation VIP components deliver:

- State machine models incorporate the subtle features of state machine behavior, such as support for multi-tiered, power-saving modes
- Pre-programmed assertions that are built into the VIP to continuously watch simulation traffic to check for protocol violations
- Test suites are provided for most Cadence VIP components
- Pre-programmed coverage models used to capture interesting combinations of simulation results. By analyzing the results collected by the coverage model, engineers can tell if the simulations have exercised the various modes of operation of an interface
- Verification plans for most protocols link the “raw” coverage model results back to the protocol specification
Key Features

- Virtual link (VR) = 0
- TLP prefix tagging generation (Addition of the MR prefix to TLPs)
- Supports Per-VH reset
- Message processing (INTx\PM)
- Supports base error detection and logging
- Supports MRA switch hot plug
- Supports congestion management

Test Suite

This VIP includes a basic test suite capability that includes:
- Constrained-random example tests
- 3rd party simulator test execution

Related Products

- PCIe Gen2 Simulation VIP
- PCIe Gen3 Simulation VIP
- PCIe Gen4 Simulation VIP
- PCIe SR-IOV Simulation VIP
- NVM Express Simulation VIP
- Mobile PCI Simulation VIP
- PCIe Gen2/Gen 3 Accelerated VIP