Simulation VIP for MIPI CSI-2 v2.0
Includes D-PHY and C-PHY

Overview

Cadence® Simulation VIP is the world’s most widely used VIP for digital simulation. Hundreds of customers have used Cadence VIP to verify thousands of designs, from IP blocks to full systems on chip (SoCs).

The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Cadence Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Cadence Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.

The unique flexible architecture of Cadence VIP makes this possible. It includes a multi-language testbench interface with full access to the source code to make it easy to integrate VIP with your testbench. Optimized cores for simulation and simulation-acceleration allow you to choose the verification approach that best meets your objectives.

Specification Support

The CSI-2 v2.0 VIP supports the following draft specifications:

- MIPI CSI-2 Specification v. 2.0 r02
- MIPI D-PHY Specification, v. 2-0 r06
- MIPI C-PHY Specification, v. 1-1 r04

Product Highlights

- Industry’s first CSI-2 VIP
- Part of the broadest line of MIPI simulation VIP
- Features optional Accelerated VIP
- Cadence has been a MIPI Alliance Contributing Member since 2007

Supported Design-Under-Test Configurations

- Master
- Slave
- Hub/Switch
- Full Stack
- Controller-only
- PHY-only

Deliverables

People sometimes think of VIP as just a bus functional model (BFM) that responds to interface traffic. But SoC verification requires much more than just a BFM. Cadence Simulation VIP components deliver:

- State machine models incorporate the subtle features of state machine behavior, such as support for multi-tiered, power-saving modes
- Pre-programmed assertions that are built into the VIP to continuously watch simulation traffic to check for protocol violations.
- Test suites are provided for most Cadence VIP components.
- Pre-programmed coverage models used to capture interesting combinations of simulation results. By analyzing the results collected by the coverage model, engineers can tell if the simulations have exercised the various modes of operation of an interface.
- Verification plans for most protocols link the “raw” coverage model results back to the protocol specification.
### Key Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Supports continuous TxWordClkHS and RxWordClkHS clock operation</td>
<td>• Supports 16- and 32-bit PPI data bus width over C-PHY; Supports 8-, 16- and 32-bit PPI data bus width over D-PHY</td>
</tr>
<tr>
<td>• Supports RAW16 and RAW20 data types</td>
<td>• Supports up to 32 virtual channels over C-PHY and 16 virtual channels over D-PHY</td>
</tr>
<tr>
<td>• Supports both D-PHY 1.2 and C-PHY 1.0 with both PHY interfaces (DpDn and PPI)</td>
<td>• Includes the MIPI D-PHY and C-PHY VIPs for physical layer verification.</td>
</tr>
<tr>
<td>• Verifies both CSI-2 receiver and transmitter</td>
<td>• Supports D-PHY2-0 r06 and C-PHY1-1 r04 with both PHY interfaces (DpDn and PPI)</td>
</tr>
<tr>
<td>• Includes the MIPI D-PHY and C-PHY VIPs for physical layer verification</td>
<td>• Supports one to eight D-PHY data lanes</td>
</tr>
<tr>
<td>• Supports virtual channel and data type interleaving</td>
<td>• Supports Ultra-Low Power mode (ULPM) on clock and data lanes</td>
</tr>
<tr>
<td>• Supports all 4 trigger commands, including low-power data after trigger transmission and low-power data pause</td>
<td>• Supports D-PHY and C-PHY (DpDn and PPI) event notifications for scoreboarding</td>
</tr>
<tr>
<td>• Supports injection of errors in the CSI-2, D-PHY and C-PHY layers</td>
<td>• Supports pixel layer for RGB, RAW and YUV422 data types</td>
</tr>
<tr>
<td>• Supports pixel-to-byte packing</td>
<td>• Supports lane based data payload scrambling as per CSI2-v2.0 specification</td>
</tr>
<tr>
<td>• Supports merging multiple packets from the same frame in a single HS burst with protocol generated and consumed fillers and spacers over C-PHY and D-PHY</td>
<td></td>
</tr>
</tbody>
</table>

### Test Suite

This VIP includes a basic and CMS test suite capability that includes:

- Constrained-random compliance tests
- Tests targeting all protocol layers
- 3rd party simulator test execution
- e functional coverage model
- Verification plan mapped to protocol specification
- Verification plan integration with Cadence vManager metric-driven analysis systems

### Related Products

- MIPI CSI Simulation VIP (includes D-PHY)
- MIPI CSI-2 Accelerated VIP
- MIPI CSI-3 Simulation VIP
- MIPI C-PHY Simulation VIP

---

Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today's electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today's mobile, cloud, and connectivity applications. [www.cadence.com](http://www.cadence.com)