

Denali High-Speed DDR PHY IP for UMC 28HPC+

Overview

Today's consumers generate and consume large volumes of data and video, exploding the required capacity and bandwidth for device memory. The Cadence® Denali® DDR family of high-speed interface IP connects to external memories with the necessary bandwidth for applications. The Cadence Denali High-Speed DDR PHY IP provides low latency and up to 3200Mbps throughput, while balancing power consumption and minimizing area.

Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms, the DDR PHY IP is silicon proven and can provide customers with ease of integration and faster time to market. The DDR PHY IP is engineered to quickly and easily integrate into any system on chip (SoC), and is verified with the Denali DDR Controller IP as part of a complete memory subsystem solution. The DDR PHY IP is designed to connect seamlessly and work with a third-party DFI-compliant memory controller.

The DDR PHY IP is developed and validated to reduce risk for the customer, so that their SoC can be first time right. Developed for and available early in the lifecycle of the most advanced semiconductor process nodes, the DDR PHY IP is designed to be robust under varying noise conditions and to have interoperability with various supplier memory chips.

The DDR PHY IP is part of the comprehensive Cadence Design IP portfolio comprised of interface, Denali memory interface, analog, and systems and peripherals IP.




Figure 1: Example system-level block diagram

Benefits

- **Lowest latency for data-intensive applications**
- **Highest data rates with detailed system guidelines**
- **Maximum system margin with advanced clocking and I/O architectures while reducing power and area**

Key Features

- | | |
|---|--|
| • LPDDR4/LPDDR3/DDR4/DDR3L training with write-leveling and data-eye training | • Memory controller interface complies with DFI standards 4.0 or 3.1 |
| • I/O pads with impedance calibration logic and data retention capability | • Programmable clock delay (PVT compensated) on read and write datapaths for DQS alignment |
| • Optional clock gating available for low-power control | • Internal and external datapath loop-back modes |
| • Multiple PLLs for maximum system margin | • Per-bit deskew on read and write datapath |

