VIP Datasheet

Simulation VIP for CCIX
For datacenter acceleration applications requiring cache coherency

Overview
The Cadence® verification IP (VIP) for Cache Coherent Interconnect for Accelerators (CCIX) is a member of Cadence’s broad enterprise VIP portfolio. CCIX is an open standard for a new class of server products that addresses the challenging performance and latency requirements in the growing datacenter market.

The VIP for CCIX showcases Cadence’s pioneering efforts in the enterprise datacenter market by being the first to announce a VIP-DIP solution. With early customer engagements prior to specification ratification and joint collaboration with Cadence DIP, this VIP allows customers to leverage our expertise in PCIe Express® (PCIe®) and cache coherency from the verification and design spectrum.

Built on top of an industry-known and proven PCIe and ARM® AMBA® verification solutions, the VIP for CCIX runs on all simulators and supports SystemVerilog along with the widely adopted Universal Verification Methodology (UVM). This enables verification teams to reduce time spent on environment development, and redirect the saved time to cover a larger verification space, accelerate verification closure, and ensure end product quality.

Specification Support
The simulation VIP for CCIX supports the CCIX specification.

Supported Design-Under-Test Configurations
- PCIe in CCIX mode (transport level)
- CCIX full stack (full chip)
- CXS standalone
- CCIX PRL over CXS

Key Verification Capabilities
The VIP for CCIX delivers:
- Full timing configurability
- Pre-programmed assertions that continuously watch simulation traffic to check for protocol violations
- Pre-programmed coverage models used to verify exercising of various modes of operation of an interface
- Pre defined and user-defined error injection capability available at each protocol layer

Benefits
- Ability to generate traffic and verify all CCIX interfaces
- Ability to generate and verify PCIe and CCIX packets in CCIX mode
- Layered architecture coupled with callbacks to enable verification of each functional layer
### Key Features

<table>
<thead>
<tr>
<th>Feature</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe traffic with support for CCIX mode</td>
<td>Supports up to 1024 flit width</td>
</tr>
<tr>
<td>Configurable to transmit PCIe packets, as well as CCIX packets</td>
<td>Interconnect monitor for cache-coherent automatic checking</td>
</tr>
<tr>
<td>Supports TX and RX channels simultaneously</td>
<td>Ability to pack/unpack coherent transaction to CCIX messages and send/receive them over PCIe</td>
</tr>
<tr>
<td>16G speed support</td>
<td>Supports following messages: requests, snoop requests, responses, snoop responses, credit exchange</td>
</tr>
<tr>
<td>Dedicated VC to CCIX traffic that can be configured to:</td>
<td>Protocol checks and assertions</td>
</tr>
<tr>
<td>- Send vendor-defined messages with CCIX payload</td>
<td>Protocol activation signals</td>
</tr>
<tr>
<td>- Send/receive CCIX-optimized TLP</td>
<td></td>
</tr>
<tr>
<td>Supports transmission and reception of vendor-defined messages and optimized messages</td>
<td></td>
</tr>
<tr>
<td>Provides support for PIPE 4.3 and serial interfaces</td>
<td></td>
</tr>
</tbody>
</table>

### Supported Tools

- Interconnect Workbench
- Interconnect Validator

### Related Products

- Cadence VIP for PCIe Gen4
- Cadence VIP for AMBA Protocols
- Cadence Controller IP for CCIX

---

*Figure 2: CCIX transport layer verification at PIPE or serial interface*

*Figure 3: CCIX full stack verification*