Controller IP for PCIe 2.0

Overview

Modern consumers need mobile devices capable of providing enough processing power to perform tasks like making payments, playing videos and video games. Mobile phones and tablets are products of daily use, therefore the amount of processed mobile data is increasing every day. To serve it, operations must be performed effectively on a smaller area.

The Cadence® Controller IP for PCIe® 2.0 is a solution created for less demanding designs. It has the logic required to integrate a Root Complex (RC), Endpoint (EP), or Dual Mode (DM) controller into any system on chip (SoC).

Compliant with PCI Express® 2.1 and 1.1 specifications, the Controller IP has over then 100 configuration features, and 1500+ input parameters, to customize the controller to the specific needs of any application.

The Controller IP is architected to quickly and easily integrate into any SoC, and connect seamlessly to a Cadence, or third-party, PIPE 3.0- or PIPE 4.2-compliant PHY. Client applications access the controller through industry standard ARM® AMBA®4 or 3 AXI interface or through native HAL interface.

Key Features

- Compliant with PCIe 2.1 and 1.1 specifications
- Configurable as Root Complex, Endpoint, or Dual Mode
- Ultra-low transmit/receive latency and high bandwidth
- Supports x1, x2, x4, x8, and x16 configurations
- Single Root I/O Virtualization (SR-IOV) and bifurcation options MSI, MSIx, and legacy interrupts supported
- Up to 256 PCI Physical Functions or Virtual Functions with Alternative Requester ID Interpretation support
- AMBA 4 and 3 AXI, and HAL client interface options
- 16- or 32-bit PIPE 3.0 (v0.9), or PIPE 4.2 interface
- Available separate PCLK input for PIPE interface
- Optional enhanced power management control

Benefits

- Low-risk solutions—silicon-proven design
- Ease-of-use—customizable with easy integration
- High performance—benchmarked at 95% of theoretical maximum throughput
Product Details

The Controller IP can be customized as a RC, EP or operate in DM, supporting both the RC and EP functions.

PCIe Core

The PCIe Core implements the physical layer, data link layer and transaction layer of the PCIe protocol. The physical layer provides the PIPE interface to easily connect to any PCIe-compliant PHY device, and the Host Adaptation Layer (HAL), or optional ARM AMBA 4 or 3 AXI, provides connectivity to the client. The PCI Core manages the functions of the PCIe protocol including data deskewing, replay buffers, flow control, and CRC check and generation.

Configuration Registers

The Controller IP implements a complete set of PCI base configuration registers and PCI capability registers for PCI power management, MSI and MSI-X, PCI Express and Slot ID. In addition, the configuration registers have PCI Express extended registers for advanced error reporting.

A local management bus (APB) is available to access configuration and internal registers within the controller.

Client Interface

The Client Interface is implemented to support ARM AMBA 4 or 3 AXI, or a native Cadence interface, Host Adaptation Layer (HAL). The Client Interface consists of separate master and target interfaces.

The Target Interface is used for receiving transactions from the link and sending responses back. With the Master Interface, the client or DMA engine can initiate a packet transfer to the PCIe link. The datapath width on the Client Interface is configurable to 32-, 64-, 128-, or 256-bits depending upon the core generation and link width.

PIPE Interface

The PIPE 3.0 (v0.9) and PIPE 4.2 specifications are the industry-standard PHY Interfaces for the PCI Express Architecture v1.0, v2.0, and v3.0. In addition, the PIPE Interface has an optional PCLK input for running the PIPE Interface at a different clock rate than the core.

Deliverables

- Clean, readable, synthesizable Verilog RTL
- Synthesis and STA scripts
- Documentation – integration and user guide, release notes
- Sample verification testbench with integrated BFM and monitors

For more information, visit ip.cadence.com