

Host Controller IP for SD/eMMC Interface

Overview

Next generation portable devices, such as smartphones and tablets, require more content capacity and bandwidth for video, photos and music, as well as faster switching between applications and more responsive user interface. eMMC 5.1 specification from JEDEC improves on the HS400 mode (operating at 400MB/s) by adding Command Queuing Engine (CQE).

The Cadence® Host Controller IP for SD 4.0 / eMMC 5.1 improves portable devices OS performance, utilizing an efficient CQE. The CQE helps optimize the performance of frequent, small data transfers by eliminating overhead, thus improving the number of I/Os per second (IOPS). The Controller IP provides the logic to integrate a Secure Digital (SD) card into any system on chip (SoC) and assures straightforward connectivity with the de-facto standard SD memory cards and eMMC devices by being compliant with: SD Host Controller Standard Specification version 4.0, Part E1 of the SDIO Specification version 4.00, Part 1 of the SD Physical Layer Specification 4.0, SD Specifications: UHS-II Addendum Version 1.00, JEDEC eMMC 5.1 standard (JESD84-B51).

Support for all speeds up to UHS-I SDR104 and DDR50 guarantees compatibility with any card available on the market. Ultra High Speed II (UHS-II) data rates are supported through an external UHS-II PHY at speeds of 1.56Gbps (Full Duplex) and 3.12Gbps (Half Duplex). For eMMC devices, the Controller IP supports all speeds defined in the eMMC 5.1 specification, including HS200 and HS400.




Figure 1: Example System-Level Block Diagram

Benefits

- High bandwidth and low latency for best system performance
- Highly-integrated IP offering fast system integration and reduced design risk and cost
- Wide support of standards enables system flexibility for embedded and expandable storage

Key Features

- Command Queuing Engine (CQE) for reducing latency on small data transfers
- Supports Default Speed, High Speed, UHS-I (SDR12, SDR25, SDR50, SDR104, DDR50), and UHS-II (FD156, HD312) modes of SD
- Supports HS400 enhanced strobe for faster synchronization between the host and the device
- Selectable SDMA or ADMA2 (scatter-gather) engine
- Dual-Buffer mode optimized for throughput
- Supports all eMMC 5.1 speeds: SDR, DDR, HS200, and HS400
- Programmable 1/4/8-bit DAT bus width (in non-UHS-II modes)
- Sample clock tuning control logic for UHS-I SDR104

Product Details

The Cadence SD/SDIO 4.0 and eMMC 5.1 Host Controller IP works with SD memory cards and eMMC devices in a variety of possible applications, including cameras, card readers, mobile phones, tablets, and embedded systems.

Bus Interface Unit (BIU)

The BIU provides status and configuration access to the internal registers, including the Slot Register Set (SRS), the Common Register Set (CRS), and the proprietary Host Register Set (HRS). An optional DMA Engine is available for data streaming. The DMA Engine can be configured as either Single Operation DMA (SDMA) or Advanced DMA (scatter-gather, ADMA2) as defined by the SD 4.0 Host Controller Specification.

Command Queuing Engine (CQE)

The Command Queuing Engine module processes commands requested through CQ registers. It uses the Control and DMA Engine module to read and execute CQ tasks.

Slot Control Unit (SCU)

The SCU is responsible for communicating with SD card or eMMC devices through an appropriate PHY.

Legacy SD/eMMC Interface Unit (CIU)

It contains card clock dividers, Command/Response generation logic (CMD), and 1/4/8-bit data path logic (DAT).

FIFO Interface Unit (FIU)

The FIU implements control logic to manage data transactions between the SD card or eMMC device and system memory. For high-performance applications, dual-port RAM is configured as two virtual buffers, with one buffer dedicated to the BIU, while the other buffer is dedicated to the CIU. Both buffers can




Figure 2: IP-Level Block Diagram

be accessed simultaneously. For low-power, or reduced silicon applications, single-port memory is configured as one virtual buffer that can be accessed consecutively by either the BIU or CIU. Command queuing for improved performance on small data transfers.

Cadence SD Host Driver

C source code driver and testbench are available to reduce time-to-market and provide a vehicle to optimize your application. Compatibility with the SD specifications allows the Controller IP to work with third-party SD drivers such as the one embedded in Linux.

Availability

- Controller IP for SD 4.0 and eMMC 5.1
- Controller IP for SD 4.0 and eMMC 5.0
- Controller IP for SD 3.0 and eMMC 5.1
- Controller IP for SD 3.0 and eMMC 5.0

Related Products

- IP for SD 3.0 (UHS-I) and eMMC 5.1 (HS400) PHY
- SD Host Software Driver
- IP for UHS-II PHY from third-party partner

Deliverables

- Clean, readable, synthesizable Verilog RTL
- Synthesis scripts with SDC constraints file
- Documentation—design specification, integration guide, and release notes
- Verification testbench with test set

For more information, visit ip.cadence.com

cadence[®]

Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today's electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today's mobile, cloud, and connectivity applications. www.cadence.com

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All rights reserved. All other trademarks are the property of their respective owners.