Tensilica Datasheet

Xtensa LX7 Processor
High-performance, configurable, and extensible controllers and DSPs

Cadence provides system-on-chip (SoC) designers with the world’s first configurable and extensible processor, fully supported by automatic hardware and software generation. Cadence® Tensilica® Xtensa® processors enable SoC designers to add performance, flexibility, and longevity to their designs through software programmability, as well as differentiation through processor implementations tailored for their specific application. Xtensa LX7 processors and digital signal processors (DSPs) can be configured and customized to cover a vast array of SoC functions, including embedded controllers, powerful audio, communications, and vision DSPs, and specialized custom cores for security and network processing.

New Features of Xtensa LX7 Processors
• Extended portfolio of DSP ISA options:
  – Tensilica Vision P6 DSP for imaging and convolutional neural network (CNN) processing
  – Tensilica Fusion G3 DSP for multi-purpose, fixed, and floating-point DSP applications
• Single-precision vector floating-point (VFPU) option for the Tensilica ConnX BBE-EP DSPs for baseband applications
• Enhanced AXI4 bus interface with protocol support for ACE-Lite, Exclusive Access, Security, and ECC
• Low-latency Integrated DMA (iDMA) controller option
• Scatter-gather feature available on select Vision DSPs for improving non-uniform simultaneous memory accesses algorithms
• Enhanced Functional Safety features and documentation to support ISO 26262 compliance
• Fine-grained programmable memory protection unit (MPU)
• Xtensa Processor Generator (XPG) Tool - Version 12.04
• Xtensa Xplorer Integrated Developer Environment (IDE) Tool - Version 7.04

General Features of LX7 Processors
• Efficient real-time 32-bit base Xtensa processor architecture
• Configurable instruction and data caches and local memories
• Choose from pre-verified application-specific DSP ISAs
• Click-box IEEE 754-compliant single- and double-precision floating-point options
• Choice of low-power features
• Extensibility with application-specific instructions, execution units, register files, and I/Os
• Multiple bus interface options including AXI4, AXI3, ACE-Lite, PIF, AHB-Lite, and iDMA
• Industry-standard debug features like JTAG and multi-core debug support
• Compatible with ARM® CoreSight™ debug and trace technology
• Processor-specific software, tools, and models generated automatically
• Mature C/C++ compiler with proven auto-vectorizing capabilities

Benefits
• Easily create programmable DSPs for complex data processing
• Simple options to build a real-time control processor
• Achieve high-bandwidth processing with independent flexible I/O interfaces
• Add parallelism to reduce cycle counts and power
• Lower verification effort with pre-verified, correct-by-construction RTL generation
• Accurate processor and system simulation models created automatically
• Achieve low-leakage power and dynamic power savings
• Easy integration into an CoreSight debug and trace infrastructure
• Mature, highly optimized C/C++ compiler for easy programming
• Xtensa Xplorer IDE is based on the familiar Eclipse framework
Inside today’s complex SoCs, you can find many different processors, from general-purpose processors to function-specific offload DSPs, that add programmability and flexibility. Although general-purpose embedded processors can handle most of the control tasks well, they lack the architecture, features, or bandwidth needed to perform complex, data-processing tasks such as network or baseband packet processing, image processing, audio processing, and digital cryptography.

Chip designers have long turned to hardwired logic (blocks of RTL) to implement these key functions. The problem with the RTL blocks is that they take too long to design, take even longer to verify, and are not programmable or flexible.

Xtensa LX7 processors are configurable and extensible and ideal for handling complex compute-intensive digital signal processing applications where a fixed register-transfer level (RTL) implementation may be the only other option.

**Xtensa ISA Feature Overview**

- Modern base ISA with 80 RISC instructions for true compatibility across every Xtensa processor
- Xtensa ISA has been backwards compatible since its introduction in 1998
- Xtensa ISA is fundamentally architected for extensibility
- Many available pre-verified optional blocks
- Any differentiating designer-defined instructions written since 1998 can still be re-used today

**Efficient Base Architecture**

The Xtensa LX7 processor’s 32-bit architecture (Figure 1) features a compact instruction set optimized for embedded designs. The base architecture has a 32-bit ALU, up to 64 general-purpose physical registers, 6 special-purpose registers, and 80 base instructions, including 16- and 24-bit (rather than 32-bit) RISC instruction encoding. Key features include:

- A wide range of configurable options to ensure you get just the logic you need to meet your functional and performance requirements
- Modelessly intermixed standard 16- and 24-bit instructions, as well as designer-defined FLexible Instruction length eXtension (FLIX) instructions of any size from 4 to 16 bytes, resulting in highly efficient code that is optimal for both memory size and performance
- Selectable 5- or 7-stage core ISA pipeline to accommodate different memory speeds
Basic Xtensa LX7 processor options include:
- Performance improvements quickly.
- Options to add functionality to your processor and evaluate to your designs when they are needed.
- Select from click-box Xtensa processors offer pre-verified options that you can add in a later section.

Highly configurable functionality
Xtensa processors offer pre-verified options that you can add to your designs when they are needed. Select from click-box options to add functionality to your processor and evaluate performance improvements quickly.

Basic Xtensa LX7 processor options include:
- Big-Endian/Little-Endian byte ordering
- Choice of one or two general-purpose load/store units, each 32-, 64-, 128-, 256-, or 512-bits wide

Base ISA compatibility
Configurability of an Xtensa processor core builds on the underlying base Xtensa ISA, thereby ensuring availability of a robust ecosystem of third-party application software and development tools. All configurable, extensible Xtensa processors are compatible with major operating systems, debug probes, and ICE solutions. For each processor, the automatically generated, complete software-development tool chain includes an advanced IDE based on the Eclipse framework, a world-class C/C++ compiler, a cycle-accurate SystemC-compatible instruction set simulator (ISS), and the full industry-standard GNU tool chain.

The Xtensa ISA includes powerful compare-and-branch instructions and zero-overhead loops, which allow the compiler to generate tight, optimized loops. It also provides bit manipulations, including funnel shifts and field-extract operations that are critical for applications such as networking, that process the fields in packet headers and perform rule-based checks.

Base ISA compatibility
Configurability of an Xtensa processor core builds on the underlying base Xtensa ISA, thereby ensuring availability of a robust ecosystem of third-party application software and development tools. All configurable, extensible Xtensa processors are compatible with major operating systems, debug probes, and ICE solutions. For each processor, the automatically generated, complete software-development tool chain includes an advanced IDE based on the Eclipse framework, a world-class C/C++ compiler, a cycle-accurate SystemC-compatible instruction set simulator (ISS), and the full industry-standard GNU tool chain.

The Xtensa ISA includes powerful compare-and-branch instructions and zero-overhead loops, which allow the compiler to generate tight, optimized loops. It also provides bit manipulations, including funnel shifts and field-extract operations that are critical for applications such as networking, that process the fields in packet headers and perform rule-based checks.

Extensible ISA
One of the fundamental technology innovations in the Xtensa processor is the ability to easily and seamlessly add instructions into the processor’s data path. Any associated C data types, the software tool chain support, and the EDA scripts required to synthesize the processor are all generated automatically, just as if they had been there from the start. The specification of this data path and associated instructions and C data types is written in the TIE language, which is explained in more detail in a later section.

Extensible ISA
One of the fundamental technology innovations in the Xtensa processor is the ability to easily and seamlessly add instructions into the processor’s data path. Any associated C data types, the software tool chain support, and the EDA scripts required to synthesize the processor are all generated automatically, just as if they had been there from the start. The specification of this data path and associated instructions and C data types is written in the TIE language, which is explained in more detail in a later section.

Different ISA options include:
- 32-bit multiplier and/or 16-bit multiplier and MAC
- IEEE 754-compliant single-/double-precision scalar/vector floating-point units
- Double-precision scalar floating-point acceleration
- 3-way 64-bit FLIX (FLIX3) for interleaved very long instruction word (VLIW) and regular instructions

Highly configurable interfaces
- Optional processor interface (PIF) to system bus, choice of 32-, 64-, or 128-bit width with in-bound slave DMA option
- Optional AXI4 with ACE-Lite, ECC, Exclusive Access and Security options, and AHB-Lite interfaces with synchronous or asynchronous clocking
- Write buffer, selectable from 1 to 32 entries
- Up to 128 interrupts with up to 7 levels of priority plus a separate non-maskable interrupt level
- Write buffer, selectable from 1 to 32 entries
- Multiple custom-width GPIO ports for direct control and monitoring of peripherals
- Multiple custom-width queue interfaces for streaming data in and out of the processor via FIFOs
- 16-bit processor ID
- Support of FLIX instructions in widths of up to 128 bits
- Memory subsystem options include:
  - Dual load/store with data cache support
  - Single-cycle or dual-cycle access speeds
- Local data and instruction caches:
  - Up to 4-way set associative
  - Up to 128KB
  - Write-back and write-through cache write policy
- Multibank RAM support:
  - Up to six local memory banks can be connected for instruction and data accesses (up to 12 in total)
  - Memory banks may be local ROM, RAM, or cache ways
- Optional parity or ECC for all local memories
- Hardware pre-fetch for reducing long memory latencies
- Memory management options including:
  - Region protection or region protection with translation
  - MPU with configurable regions and region sizes
  - Memory management unit (MMU) with translation look-aside buffers (TLBs)
- Designer-defined Queues, Ports, and Lookups

Configurable ISA options include:
- 32-bit multiplier and/or 16-bit multiplier and MAC
- IEEE 754-compliant single-/double-precision scalar/vector floating-point units
- Double-precision scalar floating-point acceleration
- 3-way 64-bit FLIX (FLIX3) for interleaved very long instruction word (VLIW) and regular instructions

Highly configurable interfaces
- Optional processor interface (PIF) to system bus, choice of 32-, 64-, or 128-bit width with in-bound slave DMA option
- Optional AXI4 with ACE-Lite, ECC, Exclusive Access and Security options, and AHB-Lite interfaces with synchronous or asynchronous clocking
- Write buffer, selectable from 1 to 32 entries
- Up to 128b-wide instructions and up to two 512b-wide load/stores and hardware pre-fetch unit
- Optional second data load/store unit with data cache support

Extended DSP execution pipelines up to 31 stages
Virtual unlimited I/O bandwidth with optional queue (FIFO), port (GPIO), and lookup interfaces for data transfers that are not dependent on the limited system bus bandwidth
One or two 32/64/128/256/512-bit-wide load/store units
Local memories configurable up to 8MB with optional parity or ECC
Optional hardware pre-fetch features to reduce memory latencies
Automated fine-grained clock gating throughout processor for ultra-low power solutions
Can be a multi-issue VLIW architecture for parallel instruction execution with FLIX

Memory management options including:
- Region protection or region protection with translation
- MPU with configurable regions and region sizes
- Memory management unit (MMU) with translation look-aside buffers (TLBs)
- Designer-defined Queues, Ports, and Lookups

Configurable ISA options include:
- 32-bit multiplier and/or 16-bit multiplier and MAC
- IEEE 754-compliant single-/double-precision scalar/vector floating-point units
- Double-precision scalar floating-point acceleration
- 3-way 64-bit FLIX (FLIX3) for interleaved very long instruction word (VLIW) and regular instructions

Highly configurable interfaces
- Optional processor interface (PIF) to system bus, choice of 32-, 64-, or 128-bit width with in-bound slave DMA option
- Optional AXI4 with ACE-Lite, ECC, Exclusive Access and Security options, and AHB-Lite interfaces with synchronous or asynchronous clocking
- Write buffer, selectable from 1 to 32 entries
- Up to 128b-wide instructions and up to two 512b-wide load/stores and hardware pre-fetch unit
- Optional second data load/store unit with data cache support
Dynamic and leakage power improvements

- Power shut off (PSO) feature allows Xtensa processors to be completely powered off. To achieve low leakage, Xtensa processors can now be divided into multiple “power domains” and each power domain operates at the same voltage and can be shut off and powered up individually
- Dynamic power-saving features including semantic and data power gating
- Software cache way usage control allows programmable dynamic cache power on the fly

Multi-core design style support

- Multi-core system creation, modeling, and SystemC co-simulation out-of-the-box, fully supported within the Xtensa Xplorer IDE
- Homogenous and heterogeneous subsystems supported
- Inter-core OCD support with break-in/out control
- Optional 16-bit processor ID, supporting massively parallel array architectures
- Conditional store instruction option and synchronization library provide shared memory semaphore operations and the “release consistency model” of memory access ordering

Multi-core debug and ease of use

- Interfaces to support CoreSight infrastructure
- OCD hardware widely supported by third-party JTAG debug probes
- DebugStall feature allows Xtensa processors to be stopped and started together using a hardware signal and to be debugged while in the stalled state
- Optional performance counters for real-time system analysis
- XMON software debug monitor for real-time applications
- Multi-core OCD support
- Multi-core debug improvement including sharing single-trace memory across multiple TRAX (real-time trace) modules, hardware/software support for synchronous restart/resume, cross triggering, etc.

Natural connectivity with RTL, processors, or peripheral blocks

- Multiple custom-width I/O ports for peripheral control and monitoring
- Multiple custom-width queue interfaces as FIFOs for data streaming into and out of the processor

Complete hardware implementation and verification flow support

- Automatic generation of RTL and tailored EDA scripts for leading-edge process technologies, including physical synthesis and 3D extraction tools
- Auto-insertion of fine-grained clock gating for low power
- Hardware emulation support including automated FPGA netlist generation for rapid SoC prototyping
- Comprehensive diagnostic testbench to verify connectivity
- Formal verification support for designer-defined instructions

High-speed, high-accuracy system-simulation models automatically created

- High-speed instruction-accurate simulator for software development
- Pipeline-modeling, cycle-accurate Xtensa ISS
- Xtensa SystemC (XTSC) transaction-level modeling support, including out-of-the-box multi-core simulation
- Hardware co-simulation with RTL in SystemC with pin-level XTSC

Xtensa Xplorer IDE

- Create, simulate, debug, and profile whole designs in one tool
- Twelfth-generation software development tools target each processor
- Advanced C/C++ compiler includes optimizations for base, optional, and designer-defined instructions
- Vectorization Assistant directs the programmer to areas of the application that can benefit most from modifications to enable better vectorization
- Multi-core subsystem design and simulation support
- Custom data display formatting for easy debug of vector and fixed-point data types as well as bit-mapped status and control
- Automatic Xtensa Overlay Manager (AXOM) provides run-time management of large programs in small memories

Robust real-time operating system support

- FreeRTOS, Nucleus+, ThreadX, uC/OS-II/OS-III, Zephyr, or embedded Linux operating systems

Additional pre-verified optional DSP execution units

- HiFi DSPs for Audio/Voice/Speech - The industry’s most popular audio subsystems with a library of over 175 audio-, voice-, and sound-enhancement software packages
- Vision P5 and P6 DSPs for Imaging and Vision - Ultra-high performance DSPs for demanding imaging, CNN, and computer vision applications
- ConnX BBE16EP, BBE32EP and BBE64EP DSPs - For LTE/LTE-Advanced baseband processors in cellular radios and multi-standard broadcast receivers and automotive radar applications
- Fusion F1 DSP - For always-on, low-power IoT and wearable applications, low-end IEEE 802.11ah, WiFi, Narrow Band-IoT, and Bluetooth communication functions, also has a compatibility option to the HiFi audio, voice, and speech software ecosystem
- Fusion G3 DSP – For multi-purpose, compute-intensive fixed- and floating-point DSP applications including radar

www.cadence.com
New Xtensa LX7 Processor Features and Options

Low-latency iDMA controller
- Optional single-channel DMA controller engine with its own PIF interface
- Utilizes the MPU for its operation and therefore MPU has to be selected
- Offloads memory-to-memory data operations so they happen in the background
- Processes a list of commands stored in data memory, allowing autonomous operation
- Slave interface can be used to access Xtensa local data ram simultaneously with iDMA
- Supports data moves between
  - System memory (AXI) ⇔ Xtensa local data RAM
  - Xtensa data RAM ⇔ Xtensa data RAM (same Xtensa core)
  - Xtensa data RAM ⇔ Xtensa data RAM (different Xtensa core)
- Checks access protection with the MPU at each DMA start
- External trigger in/out for synchronizing DMA with other logic/cores
- Supports “2D” DMA operations with programmable stride/pitch
- Is limited vs. a general-purpose SoC DMA
- Has only 1 channel and can’t access local instruction RAM
- Has own software library
- Xtensa ISS and XTSC both feature support, if selected

iDMA Benefits
- Enables shorter latencies of data memory accesses and transfers
- Less system bus bandwidth usage frees up system bus bandwidth
- Effectively allows for lower power data transfer operations
- Can move data between memories on bus and data RAM in a single transaction (Conventional DMAs need two bus requests, one for read and one for write)
- Control is tightly integrated with Xtensa core
- Control and Status programming is done via WER/RER interface
- Interrupts are integrated and controlled by software
- Allows the inbound (slave) DMA interface to open

Enhanced AXI4 bus interface with ACE-Lite, Exclusive Access, Security, and ECC support
- ACE-Lite option
  - Enables I/O coherency in an AXI4 ACE-enabled system
- ECC option
  - ECC for data (master and slave)—SECDED (7-bit ECC/32-bits)
  - Parity for control (master and slave)
  - ECC/parity error may trigger fatal error signal (master)
  - ECC/parity error is returned as error (slave)
- Security option
  - Input pin for master and slave interface
- Exclusive Access synchronization option
  - Ensures data integrity in a shared memory AXI4 system
Enhanced features that support functionally safety and ISO 26262 compliance

- ECC and parity option on local instruction and data memories and caches
- ECC of AXI4 system bus interface
  - ECC for data (master and slave)—SECDED (7-bit ECC/32-bits)
  - Parity for control (master and slave)
  - ECC/parity error may trigger fatal error signal (master)
  - ECC/parity error is returned as error (slave)
- Memory protection unit (MPU) for application software protection

Scatter-gather feature available on select DSPs, improving non-uniform accesses algorithms

- Reads and writes many non-contiguous addresses in parallel
- Dramatically improves non-uniform access algorithms, such as image warping, edge tracing, non-rectilinear patch access
- Automatic overlap cuts average queue time
- Configurable sub-bank width

Fine-grained MPU (Table 1)

- Configurable region sizes and access protection
- Full 4GB address range is supported
- Granularity supported as multiples of 4KB
- Number of entries or elements is configurable (16 or 32)
  - Minimum entry size of 4KB
  - Region size multiples of 4KB
- Address granularity is configurable with a minimum of 4KB
- 200+ different memory-type choices per region
- No address translation support
- Runtime modifiable foreground memory map
- Static background memory map
- Unified instruction and data memory maps

Add Flexibility and Extensibility to SoC Designs with Xtensa Processors

General-purpose processors offer limited flexibility with options for memory size, cache size, and bus interface. Performance is generally proportional to the clock speed. Beyond that, application code optimization or a move to the next-generation processor is required to get incremental performance benefits.

Cadence offers SoC designers the unique ability to add flexibility and longevity to their designs through software programmability as well as differentiation through processor implementations tailored for the specific application. You can now design a processor whose functions, especially its instruction set, can be extended to include features never considered or imagined by designers of the original processor, all using the TIE language.

The TIE language can be used to describe instructions, registers, execution units, and I/Os that are then automatically added to the processor. The TIE language is a Verilog-like language used to describe desired instruction mnemonics, operands, encoding, and execution semantics. TIE files are inputs to the Xtensa Processor Generator. The generator automatically builds the processor and the complete software tool chain that incorporates all configuration options and new TIE instructions. The base instruction set remains for maximum compatibility with third-party development tools and operating systems.

The TIE language unlocks the true power of the Xtensa processor. It lets you get orders of magnitude performance increases for your applications and create differentiation. Extensibility with Xtensa processors allows features to be added or adapted in any form that optimizes the processor’s cost, power, and application performance.

Flexibility—Add just what you need

Just as you can choose from a set of predefined functional options to improve processor performance, you can now create instructions that can speed up standard or proprietary algorithms, and scale data interfaces for greater bandwidth.

Using the tools provided, application hot spots can be identified and additional instructions created to process these hot spots more efficiently, without the need to increase the clock frequency or re-write a lot of the software.

Differentiate—Make a processor that’s uniquely your own

With fixed-function general-purpose processors, differentiation is often limited to the algorithm implementation itself. General-purpose processors are good at general-purpose computing, but not so good at any specific algorithm. Xtensa processors give you the opportunity to differentiate by implementing algorithms more efficiently with hardware that accelerates your particular algorithm (Figure 3). This means that your design will be almost impossible to copy, as only your custom processor will reach the performance required on the same software implementation.

### Table 1: Memory protection options available in the Xtensa LX7 processor

<table>
<thead>
<tr>
<th>Feature</th>
<th>Region Protection Unit</th>
<th>MMU (Linux)</th>
<th>Memory Protection Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Granularity</td>
<td>512MB regions</td>
<td>4KB pages</td>
<td>Variable-size segments (4KB - 1GB)</td>
</tr>
<tr>
<td>Virtual address translation</td>
<td>N</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>Number of elements</td>
<td>8 regions</td>
<td>No. of pages set by page tables</td>
<td>16 or 32 foreground segments</td>
</tr>
<tr>
<td>Privileged access modes</td>
<td>N</td>
<td>4</td>
<td>User/kernel</td>
</tr>
<tr>
<td>Memory attributes</td>
<td>4</td>
<td>4</td>
<td>9</td>
</tr>
<tr>
<td>Access control</td>
<td>N</td>
<td>Per page table entry</td>
<td>12 access types</td>
</tr>
<tr>
<td>Organization</td>
<td>Split I/D</td>
<td>Split I/D</td>
<td>Unified I/D</td>
</tr>
</tbody>
</table>

[www.cadence.com](https://www.cadence.com)
FLIX for parallel execution

Many of the major pre-configured functional blocks take advantage of the Xtensa LX7 processor’s FLIX capabilities.

The FLIX architecture makes the Xtensa LX7 processor into a VLIW processor that executes 2 to 30 parallel execution units when needed. FLIX instructions can be as small as 4 bytes, as large as 16 bytes, or any size in between. These variable-width FLIX instructions are seamlessly intermixed with the base Xtensa 16/24-bit instructions, so there is no mode switch penalty when using FLIX (Figure 4).

With FLIX, the Xtensa LX7 processor can deliver the ultra-high performance characteristics of a specialty ultra-wide instruction word processor without the negative code size implications typically found in such VLIW or ultra-long instruction word (ULIW) processors. In fact, Xtensa LX7 processors with FLIX can often deliver higher performance and smaller code size at the same time. This performance comes with very little overhead—adding only 2,000 gates to the size of the processor for instruction decode and control.

The Xtensa C/C++ Compiler automatically extracts parallelism from source code and bundles multiple operations into FLIX instructions so the benefits can be realized without additional software development. In this way, a three-issue Xtensa LX7 processor running at a lower frequency can deliver the performance that’s equivalent to that of a significantly higher clocked processor. Additionally, the compiler can bundle the branch and load/store instructions in parallel with compute instructions to gain a performance boost over straight-line code.

Designers can add additional capabilities in the major pre-configured functional blocks by using the FLIX capabilities in their own design to specify exactly what’s needed.

---

**Figure 3:** The Xtensa LX7 processor offers a proven method of adding designer-defined functional units and interfaces

---

**Figure 4:** Designers can use FLIX to create VLIW instructions up to 128 bits wide to execute 2 to 30 parallel execution units

---

**Designer-defined I/Os bypass the system bus for maximum data throughput**

Xtensa processors bring another fundamental breakthrough in embedded processor designs—the ability to define direct data interfaces into and out of the processor for maximum data throughput. This ability is a key reason that Xtensa processors are ideal for the SoC data processing. Xtensa processors provide three direct interface capabilities:

- **TIE ports** provide direct (GPIO) connection to other logic within an SoC or to other Xtensa processors, and are created with simple one-line declarations in a TIE file.
- **TIE queues** function like FIFO interfaces, with a familiar pop/pull/empty/data interface to external logic while TIE output queues present a similar push/pull/data interface. All interactions with the Xtensa processor pipeline are automatically implemented by the Xtensa Processor Generator.
TIE lookups let you connect RAMs or external devices to Xtensa processors. These external memories or devices can be accessed directly from the processor’s datapath without using load/store instructions. These interfaces are useful for connecting table lookup RAMs, for example in networking applications, or for connecting long-latency hardware computation units.

Port connections can be up to 1024 wires wide, allowing wide data types to be transferred easily without the need for multiple load/store operations. As many as one million signals (1000 1024-bit-wide ports) can be used. While this number far exceeds the performance demands of real systems today, this clearly demonstrates that the conventional I/O bottlenecks inherent in a system-bus-based solution do not apply to Xtensa processors.

While ports are ideal to quickly convey control and status information, queues provide a high-speed/low-latency mechanism to transfer streaming data with buffering. Input queues and output queues operate, to the programmer’s viewpoint, like traditional processor registers—without the bandwidth limitations of local and system memory accesses.

**TIE port and queue wizard**

As shown in Figure 5 and Figure 6, the Xtensa Xplorer IDE provides a wizard for quickly generating ports and queues without the need to write any TIE code.

![Figure 5: Example of direct FIFO and port connections using TIE queues and TIE ports](image1)

![Figure 6: Example of TIE lookups showing connections to memory and logic](image2)

**Xtensa LX7 Processor as an RTL Companion**

RTL verification has become the most resource- and time-consuming aspect of SoC design. Xtensa processors offer unique advantages to SoC designers where they can use a pre-verified IP core as a foundation and add custom extensions through correct-by-construction design techniques. This design approach significantly reduces the need for the long verification times required when designing custom RTL. Xtensa processors can connect directly to your RTL with dedicated high-bandwidth data and control interfaces.

**Bandwidth of hard-wired logic and performance without hand-coded state machines**

The Xtensa processor can achieve virtually the same levels of inter-block I/O bandwidth and intra-block computational parallelism as hard-wired logic designed with traditional RTL design methodologies. How? By using a combination of TIE ports and queues, parallel FLIX execution units, and some TIE instructions.

Unlike RTL-based designs, Xtensa processors are pre-verified, and do not require hard-wired implementation of complex state machines. Instead of state machines, the datapaths are sequenced and controlled by the processor’s instruction stream. That means the “control logic” is fully programmable and can be debugged using software development methodologies, thereby reducing verification time and risk for the entire SoC.

**Lower verification effort and time**

Designing hardwired RTL blocks has become more about verification than about design. Design teams typically spend twice the number of resources and person months on verification than on design. Design changes made late in the project cycle are often limited by the verification effort.

Typically, 90% of the RTL block’s area lies in the datapath and only 10% in the control logic, yet most (perhaps 90%) of the bugs are found in the control logic. The ability to extend the Xtensa processor using TIE specifications enables designers to create datapaths inside the processor without the need to generate and verify the associated control logic. Instead, the control logic is expressed in software as instructions that execute on the processor.

It is easier to verify TIE specifications made to the Xtensa processor than it is to verify an equivalent RTL datapath, since only the I/O relationship and functional behavior of the operations specified in TIE code have to be verified. The TIE Compiler and Xtensa Processor Generator take care of converting the TIE specification into data path elements in the processor pipeline and implementing the control, decode, and bypass logic in the processor control units.

**Reuse of the same hardware for multiple tasks**

Complex SoCs consist of millions of gates of logic and are designed to perform multiple tasks. Often these multiple tasks do not need to be performed at the same time. This provides an opportunity for multiple tasks to share the same hardware units. Processors are particularly amenable to enabling this type of sharing.
Designers can specify a datapath in the TIE specification that consists of a set of execution units that can be used by multiple tasks and then use the programmability of the processor to determine which tasks are executed. For example, an audio engine can be designed to implement a range of audio codecs, such as MP3, AC-3, WMA, etc.

**Flexibility to fix and upgrade algorithms post-silicon**

An Xtensa processor implementation of an algorithm lets the designer fix, enhance, and tweak the algorithm even after the SoC has taped out. In particular, post-silicon bugs now have a chance of being worked around. Algorithms that are subject to continuous research, such as half-toning in printers and image and video post-processing, are ideal candidates for implementation in an Xtensa processor. Using Xtensa processors, you can easily add functionality to an existing design, or upgrade parts of it to support the latest standard, with limited development effort.

**Co-simulation at the RTL pin level**

Connect directly to your RTL wires using pin-level XTSC SystemC model interfaces without the need to purchase additional EDA vendor tools. This enhancement to transaction-level XTSC models allows designers to interchange SystemC and RTL blocks for co-simulation. This works with all of the major EDA vendor simulation tools.

**Extending the Life of an Existing RTL Design**

Using Xtensa processors, you can easily add functionality to an existing design, or upgrade parts of it to support the latest standard, with modest development effort. As with any other 32-bit processor core, all communication is through the system bus (Figure 7), which must have the available data bandwidth and must keep bus latency manageable.

![Figure 7: All communication through the system bus](image)

**Add functionality with Xtensa processors**

With Xtensa processors, data can be kept off the system bus by using direct connectivity to RTL through ports and queues (Figure 8). These provide almost unlimited bandwidth with precise latencies.

![Figure 8: Direct connectivity to RTL through ports and queues](image)

When extending the functionality of existing RTL blocks, the control logic parts can be brought into the processor to make the FSM easier to debug and verify (Figure 9).

![Figure 9: Control logic parts brought into the processor make FSM easier to debug and verify](image)
The datapath of the existing RTL module can also be brought into the processor as a datapath extension to create a highly optimized solution (Figure 10).

Rapid Design Development, Simulation, Debug, and Profiling

The Xtensa Xplorer IDE serves as the graphical user interface (GUI) for the entire design experience. From the Xtensa Xplorer IDE, designers with existing application software can profile their application, identify hot spots, decide on configuration options, add instructions and execution units to optimize performance, and then generate a new processor—all within a matter of hours. No other IP provider puts such flexibility directly into the hands of the designer with a tool that integrates software development, processor optimization, and multi-processor SoC architecture in one IDE.

Hardware designers now have creative options for implementing algorithms. Interfaces can be added to the processor to offer direct, deterministic connectivity to SoC logic. With the customizable port and queue interfaces, designers can stream data into or out of the processor. This direct connectivity with the rest of the SoC offers great control and predictable bandwidth. The simple ‘C’ programs needed to control the Xtensa processor can be written and debugged within the Xtensa Xplorer IDE.

The Xtensa Processor Generator (Figure 11) creates a complete hardware design with matching software tools, including a mature, world-class compiler, a cycle-accurate SystemC-compatible ISS, and the full industry-standard GNU tool chain.
Hardware Development

Hardware designers can profile, compare, and save many different processor configurations. Use the ISS to simulate a single processor or, for multi-processor subsystems, choose Cadence’s XTensa Modeling Protocol (XTMP) or XTSC modeling tools.

The Xtensa Xplorer IDE (Figure 12) serves as the gateway to the Xtensa Processor Generator. Once a processor configuration is finalized, the Xtensa Processor Generator creates the automatically verified Xtensa processor to match all of the configuration options and extensions you have defined, in about an hour. The full software tool chain is also created that matches all processor modifications made. (See the Processor Developer’s Toolkit product brief for more information.)

![Figure 12: The Xtensa Xplorer IDE can display valuable information including performance comparisons, instruction sizes, and processor size, area, and power](image)

Complete hardware implementation and verification flow support

- Automatic generation of RTL and tailored EDA scripts for leading-edge process technologies, including physical synthesis and 3D extraction tools
- Auto-insertion of fine-grained clock gating delivers ultra-low power
- Hardware emulation support including automated FPGA netlist generation
- Comprehensive diagnostic testbench to verify connectivity
- Format verification support for designer-defined functions
- Pipeline-modeling, cycle-by-cycle-accurate Xtensa ISS
- System-modeling capabilities with optional XTMP and XTSC simulation environments
- Multiple-processor OCD-capable with break-in/-out control
- Hardware co-simulation in SystemC with Xtensa’s pin-level XTSC connectivity to RTL
- XTSC transaction-level modeling support, including out-of-the-box multi-core co-simulation
Software Development

The Xtensa Software Developer’s Toolkit (SDK) provides a comprehensive collection of code generation and analysis tools that speed the software application development process. The Eclipse-based Xtensa Xplorer GUI (Figure 13) serves as the cockpit for the entire development experience and also provides powerful visualization tools to aid application optimization.

The entire Xtensa software development tool chain, along with simulation models, RTOS ports, optimized C libraries, etc., are automatically generated by the Xtensa Processor Generator. This also ensures that all the software tools—such as the compiler, linker, assembler, debugger, and ISS—always match and are tuned exactly to any custom processor hardware.

Complete software development tools

- Mature, highly optimizing Xtensa C/C++ compiler that rivals hand-coded assembly applications on other processors
- Choose a GNU or Clang (LLVM-based) compiler front end
- GNU-based assembler and linker
- Pipeline-modeled, cycle-accurate ISS
- High-speed (40-80X faster than ISS) instruction-accurate TurboXim simulator speeds software development
- XTMP and XTSC for multi-processor simulation and modeling
- Debug offers full GUI and command-line support for single- and multiple-processor designs
- Supported by many third-party JTAG probes
- XMON software debug monitor for real-time debugging
- Profiling views of the processor pipeline utilization, as well as time spent in functions across multiple processors, allows “what if” comparisons
- Vectorization Assistant discovers and locates code that could not be vectorized along with an explanation that can help the programmer modify the code so that it can be vectorized
- Support for major operating systems including Mentor Graphics’ Nucleus Plus, Express Logic’s ThreadX, Micrium’s μC/OS-II, and open-source Linux
- Extensive set of low-level functions and macros for core and system-level initialization and control
- AXOM run-time utility that customers can include in their source code to help manage swapping sections of code in and out of memory in applications with large code base and small memories

Ideal for applications where low power is critical

Power often is the key issue in a SoC design. Many techniques are employed to reduce power consumption, both built in to the base hardware and into the configuration options, allowing more control over system and memory resources. Xtensa processors consistently consume less power than other licensable embedded CPUs at equivalent gate counts.

Insertion of fine-grained clock gating for every functional element is automated, including those defined by the designer. This automation gives the Xtensa processors a significant advantage over RTL design where manual, error-prone post-layout tuning of clock circuits is often required.

Accessing local memories is one of the highest power-consuming activities. Xtensa LX7 processors eliminate any unnecessary local memory interface activation if that memory is not directly addressed by the processor. With Xtensa LX7 processors, you can now do semantic and memory data gating to save dynamic power.

Caches are other blocks that may consume significant power. Xtensa LX7 processors allow caches to be implemented at
configuration time, and provide a way to shut down parts of the cache to match the operating load on the processor.

A programmer can turn off one, two, three, or all four of the cache “ways” to reduce dynamic power usage during idle or low-load periods, and turn them on again when they are needed.

As process geometries shrink, leakage power consumes a larger portion of the total power budget. To substantially reduce leakage power, Xtensa LX7 processors give you power-saving options during processor configuration. Implementation of the following energy-saving techniques is automated by the Xtensa Processor Generator:

• Instantiate a power control module (PCM) in the Xtmem level of design hierarchy
• Specify the number of power domains within the design and their operation via industry-standard power format files

The designer can configure the external data bus width and internal local memory data widths independently. This allows system-level power optimizations depending on whether the processor is constrained by external or internal instruction and data access.

**Multi-processor features and debug options**

Placing multiple processors on the same IC die introduces significant complexity in SoC software debugging. All versions of the Xtensa processor have certain optional PIF operations that enhance support for multi-processor systems. The Xtensa processor’s debug features include:

• Interfaces to support CoreSight infrastructure
• Multi-core OCD support
• Multi-core debug improvement including sharing single trace memory across multiple TRAX modules
• Hardware/software support for synchronous restart/resume, cross triggering, etc.

The DebugStall feature allows Xtensa processors to be stopped and started while in the stalled state.

Access to the debug functions is:

• Via JTAG
• Via APB
• From the Xtensa core itself

Some SoC designs use multiple Xtensa processors that execute from the same instruction space. The processor ID option helps software distinguish one processor from another via a PRID special register.

The break-in/break-out option for the Xtensa Debug Module simplifies multi-core debugging. This capability enables one Xtensa processor to selectively communicate a break to other Xtensa processors in a multi-processor system. A DebugStall feature allows Xtensa processors to be stopped and started together using a hardware signal and to be debugged while in the stalled state.

In addition to multi-processor debug, it is also possible to non-intrusively trace multiple processors if they are configured with the trace extraction and analysis tool, TRAX. TRAX, which is detailed in the Debug Guide, is a collection of hardware and software components that provides visibility into the activity of running processors using compressed execution traces. The ability to capture real-time activity in a deployed device or prototype is particularly valuable for multi-processor systems where there are a large number of interactions between hardware and software.

When multiple processors are used in a system, some sort of communication and synchronization between processors is required. The Xtensa Multiprocessor Synchronization configuration option provides ISA support for shared-memory communication protocols.

The Performance Monitor module is used to count performance-related events, such as cache misses. Accessing the counts through JTAG or APB is non-intrusive, but it is also possible to configure an interrupt to software running on an Xtensa processor.

**Specifications**

Because it is highly customizable, an Xtensa processor can run very efficiently at low MHz and very fast at clock frequencies over 1GHz. Maximum achievable clock speeds vary with the choice of process technology, cell library, feature set, and EDA optimization techniques.

The latest EDA tools, process flows, and other input are tracked to provide detailed performance information. For the latest data, please contact your local representative at ip.cadence.com/about/contact.

**Cadence Services and Support**

Cadence application engineers can answer your technical questions by telephone, email, or Internet—they can also provide technical assistance and custom training.

Cadence certified instructors teach more than 70 courses and bring their real-world experience into the classroom.

More than 25 Internet Learning Series (iLS) online courses allow you the flexibility of training at your own computer via the Internet.

Cadence Online Support gives you 24x7 online access to a knowledgebase of the latest solutions, technical documentation, software downloads, and more.

For more information, please visit www.cadence.com/support-and-training