Home: IP Portfolio > Verification IP > Simulation VIP > VIP for USB 3.0 + OTG

VIP for USB 3.0 + OTG

The Cadence® Verification IP (VIP) for USB 3.0 + OTG is a complete solution for the Universal Serial Bus Revision 3.0 Specification and erratas. It provides a mature, highly capable compliance verification solution that supports simulation, formal analysis, and hardware acceleration platforms, making it applicable to intellectual property (IP), system-on-chip (SoC), and system-level verification. It provides full timing and bus functional modeling of USB 3.0.

The VIP for USB 3.0 + OTG provides support for any USB 3.0 device: Host, Hub or Device, or PHY. It operates in super-speed mode and provides backward compatibility with USB 2.0 as per the specifications. It provides multiple signaling interfaces: Serial, PIPE (MAC, MACRO, or PHY) to test and monitor all possible configurations of USB 3.0 devices.

The VIP for USB 3.0 + OTG is compatible with all main verification languages (such as Verilog, SystemVerilog, e, VHDL, and Vera) and industry-standard methodologies (such as UVM, OVM, and VMM), and runs on all leading simulators.

Specification Support

Key Features

FEATURE NAME

DESCRIPTION

Backward Compatibility Supports backward compatibility with USB 2.0, in high- and full-speed modes
Bulk Stream Supports USB 3.0 bulk streaming protocol
Compliance State Supports all compliance patterns as part of Compliance LTSSM state
Enumeration Provides a complete USB protocol hierarchy enumeration process for host and device models
Link Training Supports USB 3.0 link training with all LTSSM state transitions and cover all arcs
LMP Supports link management packet flow
Loopback and BERT Supports PHY loop-back state with bit error rate test
Low-Power Management Supports all low power entry/exit sequences to U1, U2, and U3 states
OTG Support Supports OTG 3.0 support and Role Swapping Protocol (RSP)
Protocol Checks Does protocol checks at each layer, such as physical, link, protocol, and framework
Smart Isochronous Supports the USB 3.0 smart isochronous transfers
SSC Supports spread spectrum clocking
Hub Supports hub training, basic topology enumeration, packet routing and forwarding
Re-Timer Supports Re-Timer TS1A, TS1B OS, BLR compliance, and loopback from Host and Device models

Key Verification Capabilities

  • Compliance: Contains hundreds of protocol checks to verify that the DUT adheres to the protocol rules defined in the USB 3.0 Specification

  • Predefined error injections such as Crc5, Crc16, Crc32 for header packets, link commands, data packets, discarding a packet, etc.

  • Callback capabilities are powerful:

    • To change or corrupt the packet fields or delay a packet to create time out scenarios, etc.
    • To collect coverage
    • To scoreboard
  • Configuration is dynamic using SOMA:Enumeration: Capability to bypass enumeration process, to do manual enumeration, or to enable auto enumeration process from the host VIP

    • To change timing parameters to reduce simulation time
    • To control the functionality, such as changing the end-point configuration, polarity inversion, number of ordered sets to transmit/receive, etc.
  • Error injections: Predefined for cyclic redundancy check (CRC) for link commands, headers, and data packet payloads, 8b10b errors, discarding a packet, etc.

  • Interface choice:

    • Serial
    • PIPE:  MAC, PHY, or MACRO (include-PHY) with 8, 16, or 32-bit PIPE width
  • Register interface: 

    • To change the severity (Error, Warning, Info) of protocol assertions
    • To initiate low-power enter/exit sequences from the VIP
    • To control the functionality, such as end-point buffers, to exercise device flow control, streaming
    • To store VIP model information, such as device states, device address, end-point information, LTSSM states, etc., which is easily accessible by the testbench
  • Traffic: 

    • Generates all USB transactions as a host like initiating bulk (including streaming), control, isochronous (including smart isoch), interrupt transfers

    • Responds to USB transactions as a device

    • LMP header packets

    • Full control on the device VIP to do flow control like sending NRDY, ERDY

Other Supported Features

Assertion Coverage

Yes

Functional Coverage - SV

Part of PureSuite

Methodology Support

Complies with the Universal Verification Methodology (UVM), OVM, VMM

Platform Support

Operates in both simulated and accelerated platforms for ultimate flexibility

Simulator Support

IES, VCS, MTI

Testbench Language Interfaces

Verilog, SystemVerilog, VHDL, Vera/NTB, e

Trace Debug Yes
RapidCheck Yes
TripleCheck
UVM Agent Yes

Supported Design-Under-Test Configurations

Host Device Hub/Switch
Full Stack Controller Only PHY Only

Test Suite Options

Basic CMS PureSuite TripleCheck

 

Test Suite Comparison

 BasicCMSPureSuiteTripleCheck
Constrained-random example tests
Directed compliance tests
Constrained-random compliance tests
Tests targeting all protocol layers
3rd party simulator test execution
SystemVerilog functional coverage model
efunctional coverage model
Verification plan mapped to protocol specification
Verification plan integration with Cadence vManager metric-driven analysis system
Verification plan integration with 3rd party simulator environments

User Feedback

"Cadence USB 3.0 Verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the company’s commitment to supporting engineers working with this key protocol. By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage."
– James Cheng, Senior Vice President, Global Unichip 

Training