Home: IP Portfolio > Verification IP > Simulation VIP > OCP 3.0 Simulation VIP

OCP 3.0 Simulation Verification IP (VIP)

Specification Support

OCP VIP supports the OCP protocol v2.2 which is incremental to OCP versions 2.1 and 2.2.

The specification is developed by OCP-IP organization: http://www.ocpip.org and is available only for the licensed users.

Product Highlights


Key Features

Feature Name
Blocking and non-blocking flow control options Supports both the blocking and non-blocking flow control options for the requests.
Clock enable Supports the enable signal for clock.
Connect/Disconnect feature Supports Connect-Disconnect feature for both Master and Slave
Enhanced semantics for the write response enable Ensures that the WriteNonPost (WRNP)and WriteConditional(WRC) commands always have responses regardless of whether write response enable has been set in the interface configuration, as defined in the OCP 2.2 Specification.
Generating and driving bus traffic as an OCP master Emulates the full behavior of an unlimited number of OCP masters capable of generating all types of OCP transfers, according to OCP 2.2 Specification.
Multithreading and tagging Supports multiple thread ids and multiple tag IDs.
Out-of-order response Supports out-of-order responses.
Request interleaving Supports request interleaving. The interleaving depth is determined from the signal MAtomicLength.
Responding to bus traffic as an OCP slave Emulates the full behavior of an unlimited number of OCP slaves that respond to traffic over a bus, and generates all types of responses to a DUT master, according to OCP 2.2 Specification.
Synchronous and asynchronous reset Supports both synchronous and asynchronous reset. It also supports reset on the fly.

Supported Design-Under-Test Configurations

Master Slave Hub/Switch
Full Stack Controller Only PHY Only

Test Suite Options

Basic CMS PureSuite TripleCheck


Test Suite Comparison

Constrained-random example tests
Directed compliance tests
Constrained-random compliance tests
Tests targeting all protocol layers
3rd party simulator test execution
SystemVerilog functional coverage model
efunctional coverage model
Verification plan mapped to protocol specification
Verification plan integration with Cadence vManager metric-driven analysis system
Verification plan integration with 3rd party simulator environments