Home: IP Portfolio > Verification IP > Simulation VIP > MIPI SLIMbus Simulation VIP

MIPI SLIMbus Simulation Verification IP (VIP)

Specification Support

The VIP supports the latest version of the SLIMbus specification.

Product Highlights

  • Industry's first SLIMbus VIP
  • Part of the broadest line of MIPI simulation VIP 
  • Cadence has been a MIPI Alliance Contributing Member since 2007

Key Features

Feature Name
Description

Multichannel Stream

Supports data carrying on multiple channels that have the same direction and sample rate and that are phase-aligned.

Multiline Operation Supports up to 8 data lines.
Transmits and receives all message 
types
Supports all protocol messages.
Transport Protocols Supports SLIMbus transport protocols (Isochronous, Pushed, Pulled, Async Simplex, Async half-duplex, Extended Asyncs).
Bus reconfiguration, and bus synchronization Supports component boot-up sequence and recovery of sync loss.
Root Frequency and clock gear Provides ability to change root freq and clock gear.
Information/Value elements Supports information/value element messages.
Full reset flow Supports all kinds of protocol resets.
Active Framer Supports all roles of Active Framer (Framing Channel and clocks).
Active Framer handover Supports the active framer handover flow.
Clock pause Supports Clock Pause flows.

Supported Design-Under-Test Configurations

Active Manager Generic Device Hub/Switch
Full Stack Controller Only PHY Only

Test Suite Options

Basic CMS PureSuite TripleCheck

 

Test Suite Comparison

 BasicCMSPureSuiteTripleCheck
Constrained-random example tests
Directed compliance tests
Constrained-random compliance tests
Tests targeting all protocol layers
3rd party simulator test execution
SystemVerilog functional coverage model
efunctional coverage model
Verification plan mapped to protocol specification
Verification plan integration with Cadence vManager metric-driven analysis system
Verification plan integration with 3rd party simulator environments