Home: IP Portfolio > Verification IP > Simulation VIP > VIP for AMBA ACE (includes AXI VIP, APB VIP)

VIP for AMBA ACE (includes AXI VIP, APB VIP)

Description

This Cadence® Verification IP (VIP) provides support for the ACE specification, which is part of the Arm® AMBA® family of protocols. The VIP provides a highly capable simulation-based compliance verification solution applicable to intellectual property (IP), system-on-chip (SoC), and system-level verification. The VIP for AMBA ACE is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all leading simulators.   

The AMBA protocol is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in an SoC. It facilitates right-first-time development of multi-processor designs with large numbers of controllers and peripherals. The AMBA protocol promotes design reuse by defining a common backbone for SoC modules using specifications for the CHI, ACE, AXI, AHB, and APB extensions.

The AMBA ACE interface provides a framework for system-level coherency. The AMBA AXI interface supports high-performance, high-frequency system designs for communication between Manager and Subordinate components.

The VIP for AMBA ACE supports AMBA ACE, AMBA ACE-Lite, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM interfaces.

The VIP for AMBA AXI supports AMBA 3 AXI, AMBA 4 AXI, AMBA 4 AXI-Lite, AMBA 5 AXI, and AMBA 5 AXI-Lite interfaces.

Specification

VIP for AMBA ACE supports Issues F, G, and H of the AMBA AXI and ACE protocols. 

The specifications for the AMBA protocol are available at AMBA Specifications.

Product Highlights

Key features from the specification implemented in the VIP are shown in the table below.

Feature NameDescription
ACE-Lite Support Allows ACE-Lite configuration; automatically modify the agent accordingly
All Data and Address Widths Supports all legal data and address widths
AXI Support Supports the entire AXI specification, all AXI transactions can be sent and monitored
Automatic Subordinate Responses Configures option to use automatic Subordinate responses
Barrier Transactions Supports monitoring and driving of Barrier transactions
Cache Model Cache model in both active and passive agents including cache state checks
Controlling Order in Channels Controls the order of transmission of read transfers and write responses
Data Before Address Mode Supports sending of data before address transactions when legal
Delay Control on All Channels Sets the delay between the items on the channels
DVM Transactions Supports monitoring and driving of DVM transactions
Exclusive Access Supports monitoring and driving of all exclusive transactions
Low-Power Interface Support Supports both LPI controller and LPI peripheral agents
Manager Burst Signals Control Determines the values of the signals in the read and write address channel
Manager Transfer Signals Control Determines the values of the signals in the write data channel
Manager Snoop Response Control Determines the values of the signals in the snoop response channel
Manager Snoop Signals Control Determines the values of the signals in the snoop address channel
Multiple Agents Support Supports any number of agents
Subordinate Response Control Determines the values of the signals in the read data channel
Snoop Filter Support Supports connection to a snoop filter
Supports All Protocol Transaction Types Supports monitoring and driving of all read and write transactions
Atomic Transactions Applicable to AMBA 5 AXI, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Cache Stashing Applicable to AMBA 5 ACE-Lite and AMBA 5 ACE-LiteDVM
Deallocating Transactions Applicable to AMBA 5 ACE-Lite and AMBA 5 ACE-LiteDVM
Cache Maintenance for Persistence Applicable to AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Data Checking and Poison Applicable to AMBA 5 AXI, AMBA 5 AXI-Lite, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Trace Signals Applicable to AMBA 5 AXI, AMBA 5 AXI-Lite, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
User Loopback Signaling Applicable to AMBA 5 AXI, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
QoS Accept Signaling Applicable to AMBA 5 AXI, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Wake-Up Signaling Applicable to AMBA 5 AXI, AMBA 5 AXI-Lite, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Coherency Connection Signaling Applicable to AMBA 5 ACE and AMBA 5 ACE-LiteDVM
Distributed Virtual Memory Extensions for Armv8.1 Supports Armv8.1 architecture
Untranslated Transactions Applicable to AMBA 5 AXI, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM
Non-Secure Access Identifiers Applicable to AMBA 5 AXI, AMBA 5 ACE, AMBA 5 ACE-Lite, and AMBA 5 ACE-LiteDVM

Memory Partitioning and Monitoring (MPAM)

Supports MPAM functionality

Memory Tagging Extensions (MTE)

Supports MTE functionality

Key Verification Capabilities

  • Compliance: Contains predefined checks to verify that the DUT agents (Manager and Subordinate) adhere to the protocol rules defined in the AXI Protocol 2.0 Specification 
  • Coverage: Monitors, checks, and collects coverage on bus traffic and interconnect
  • Dynamic Activation Support: The user can set the VIP as active or passive without changing the testbench, and determine during run time, which instance to instantiate
  • Error injection: Random
  • Interconnect Validator connection
  • Memory monitoring: Memory can be set and queried using backdoor access
  • Platforms: Operates in both simulated and accelerated platforms for ultimate flexibility
  • Random error injection promotes easy testing of scenarios
  • Subordinate memory emulation
  • ACE Manager cache emulation
  • Traffic: 
    • Generates or emulates ACE traffic, can generate or emulate both Manager and Subordinate traffic
    • Generates constrained-random bus traffic
    • Responds to bus traffic as a Subordinate
  • Transaction tracker: Configurable tracking of all the transactions on the channels

 

Other Supported Features

Testbench Language Interfaces

  • AMBA 5 ACE - SystemVerilog
  • AMBA 5 ACE v1.0 and v2.0 - SystemVerilog and e

Functional Coverage

and SystemVerilog

Interconnect Validator

Yes

TripleCheck

No

Protocol Debug App Yes