Home: IP Portfolio > Verification IP > Memory Models > Memory Model for Flash ONFi

Memory Model for Flash ONFi

The Cadence® Memory Model Verification IP (VIP) for Flash ONFi is the verification solution for NAND flash memory interface based on any version of the Open NAND Flash interface. The VIP supports all the interfaces—SDR, NV-DDR, NV-DDR2, and NV-DDR3—as defined in the fourth generation of the standard. The interface mode can be dynamically switched from one to another during the simulation. Through the "Volume Address" feature, defined in the latest standard, any number of device models can be connected to a single "chip enable" signal to allow testing of CE_n pin reduction scenarios.

Specification Support

Release
ONFi Specification
VIPCAT 11.3.031 All versions—1.0, 2.0, 3.0, and 4.0—of the Open NAND Flash Interface available at http://www.onfi.org/specifications are supported, the latest being 4.0.

Feature Highlights

The following table describes key features from the specification that are implemented in the VIP.

Feature Name
Description

ZQ Calibration

New commands added in 4.0

LUN Get/Set New feature commands added in 3.2
NV-DDR3 Available on low-voltage operation of the device and provides faster throughput
CE_n Pin Reduction

Allows multiple devices (model instances) to be connected to a single "chip enable"

SDR, NV-DDR, NV-DDR2 All three interfaces currently defined in the ONFi specification and switching among interface modes dynamically through "Set Feature" command
Multi-Plane/Interleaved Operations Multi-plane Read, Program, Erase, and Copyback operations
Multi-Plane Cache Operations Multi-plane Cache Read and Program operations
Multi-LUN Operations Simultaneous Read/Program/Erase operations can be performed on multiple LUNs
DCC Training Explicit (using Set Feature) and Implicit (18h) DCC Training, supported as per ONFI 4.1 specification
Read DQ Training Read DQ training command 62h supported for ONFI 4.1
Write DQ Training TX Side Write DQ Training at Tx side commands 63h and 64h supported for ONFI 4.1
Write DQ Training RX side Write DQ Training at Tx side commands 63h and 64h supported for ONFI 4.1

Note: The matrix termination of ODT will not take effect even though the ODT configure command is supported. However, self-termination only ODT can be activated through the 'Set Feature' command. The non-ONFi commands (for example, vendor defined commands) are not supported.

Key Verification Capabilities

  • Transaction callback events on requests and responses to monitor activity
  • Error injection capability through user modification of transaction contents

Other Supported Features

Methodologies

Unified Verification Methodology (UVM), OVM
Testbench Language Interfaces Verilog, SystemVerilog, and e
Trace Debug Yes