NAND Flash PHY IP for SoC Designs | Cadence IPNAND Flash PHY IP for SoC Designs | Cadence IPNAND Flash PHY IP for SoC Designs | Cadence IP

PHY IP for NAND Flash

Benefits

  • Flexibility—Can be used for many flash interfaces
  • Simplicity—Using soft PHY simplifies SoC timing design
  • High performance—Allows up to 600MHz
  • Low-risk, proven design

The Cadence® PHY IP for NAND Flash is an all-digital, soft PHY design that uses a DFI 3.0 interface modified for NAND. Compatible with all major NAND devices, the Cadence PHY IP for NAND Flash provides support for legacy asynchronous devices within a single interface. The IP also supports ONFI 4.1 3, 2, 1 and Toggle 2, 1 interfaces. Our PHY IP for NAND Flash has a register interface for setup, configuration, and calibration.

Architected to quickly and easily integrate into any system on chip (SoC), the Cadence PHY IP for NAND Flash connects seamlessly to our Controller IP for NAND Flash or to third-party NAND Flash controllers that support a modified DFI 3.0 interface. Implemented for the most popular foundries and processes, it is a cost-effective, low-power solution for demanding applications. SoC integrators will find that our advanced capabilities and support exceeds the requirements of high-performance designs and implementations. The Cadence PHY IP for NAND Flash offers speeds up to 600MHz with the support for ONFI 4.1. Most importantly, the structure allows easy accommodation of future clock rate increases.

Take advantage of an automated design flow with advanced synthesis and static timing analysis (STA) scripts that permit register-transfer level (RTL)-to-placed gates in an easy manner.

Based on our proven DDR DRAM PHY design, our PHY IP for NAND Flash is silicon-proven and has been extensively validated with multiple hardware platforms.

Figure 1: PHY IP for NAND Flash ONFi 4 / Toggle 2 IP Block diagram

Figure 1: PHY IP for NAND Flash ONFi 4 / Toggle 2 IP block diagram

Features

  • Full digital implementation
  • Register interface for PHY programming
  • DFI 3.0 interface optimized for NAND

Products

  • PHY IP for NAND Flash ONFI 4.1 with support for ONFI 4.1/3/2/1, and Toggle 2/1
  • PHY IP for NAND Flash ONFi 4.1 / Toggle 2