MIPI SLIMbus Controllers for SoC Designs | Cadence IP

Home: IP Portfolio > Design IP > Interface IP > MIPI IP > MIPI SLIMbus Controllers

MIPI SLIMbus Controllers

Cadence® Design IP for MIPI® SLIMbus helps achieve small size and high performance with its universal and mobile-optimized architecture. The SLIMbus specification transfers audio data within an SoC design very efficiently, and also supports transport of asynchronous data as well as control data. Its multi-drop architecture makes the SLIMbus specification optimal over existing audio standards, like I2S and PCM, eliminating the need for any control bus on audio components. For flexible and robust data connections between various SLIMbus devices, the IP uses a synchronous, two-wire TDM frame structure and surrounding bus arbitration mechanisms and message structures.

Cadence provides you with complete IP solutions for SLIMbus in the device and manager sides. Our IP Device Controller for MIPI SLIMbus is a MIPI-compliant SLIMbus Device controller. It implements Interface Device Class and Generic Device Class with up to 64 programmable data ports and, optionally, Framer Device Class. Our IP Manager Controller for MIPI SLIMbus is a MIPI-compliant SLIMbus Manager controller that implements Interface Device Class, Manager Device Class and, optionally, Framer Device Class and Generic Device Class.

Products

MIPI SLIMbus Device Controller

The Cadence® Device Controller IP for MIPI® SLIMbus is a fully-verified, configurable, digital core that is compliant with the MIPI Alliance SLIMbus specification that implements interface device class, generic device class, and framer device class.

It is an ideal solution for providing a standard interface from peripheral components especially for audio to baseband or application processors.

Benefits

  • Silicon-proven, in mass production by leading audio system-on-chip (SoC) providers
  • Verified with leading application processors
  • Implemented inside industry standard interoperability hardware
Device Controller IP for MIPI SLIMbus Block Diagram

Our IP for MIPI SLIMbus lets you enjoy all of the benefits of the SLIMbus standard, including dynamic bus reconfiguration, multiple simultaneous independent data transmissions, and power consumption optimization.

Our IP supports all core, interface, framer device, and generic device information elements. The core message support includes bus reconfiguration, channel allocation, and value and information messages. With the universal and mobile-optimized architecture of our IP, you can meet requirements for small size and high performance.

The SLIMbus specification transfers audio data within an SoC design very efficiently, and also supports transport of asynchronous data as well as control data. Its multi-drop architecture makes the SLIMbus specification optimal over existing audio standards, like I2S and PCM, eliminating the need for any control bus on audio components.

For flexible and robust data connections between various SLIMbus devices, the IP uses a synchronous, two-wire TDM frame structure and surrounding bus arbitration mechanisms and message structures.

Features

  • Low Power Interface for audio and control information
  • Support for  Host (SLIMbus Manager) and Peripheral (SLIMbus Device) standalone solution
  • Over 20 configurable features

MIPI SLIMbus Manager Controller

The Cadence® Manager Controller IP for MIPI® SLIMbus is a fully-verified configurable digital core that is compliant with the MIPI Alliance SLIMbus specification that implements interface device class, generic device class and framer device class.

It is an ideal solution to provide a standard interface from baseband or application processors to peripheral components, especially for audio.

Benefits

  • Verified with leading application processors
  • Implemented inside industry standard interoperability hardware
  • Dynamic bus reconfiguration
Manager Controller IP for MIPI SLIMbus Block Diagram

The Cadence Manager Controller IP for MIPI SLIMbus supports all SLIMbus core messages, including bus reconfiguration, channel allocation, and value and information messages. The IP also includes support for all core, interface, framer device, and generic device information elements. With the universal and mobile-optimized architecture of our IP, you can meet requirements for small size and high performance.

The SLIMbus specification transfers audio data within an SoC design very efficiently, and also supports transport of asynchronous data as well as control data. Its multi-drop architecture makes the SLIMbus specification optimal over existing audio standards, like I2S and PCM, eliminating the need for any control bus on audio components.

For flexible and robust data connections between various SLIMbus devices, the IP uses a synchronous, two-wire TDM frame structure and surrounding bus arbitration mechanisms and message structures.

Features

  • Low-power interface for audio and control information
  • Support for Host (SLIMbus Manager) standalone solution
  • Over 20 configurable features