SoC Design IP and Verification IP Solutions | Cadence IP

Design with

Go with an open IP platform and the freedom to customize your app driven SoC design

Read more

Expert Corner

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to ADAS  with a Real-Life Example
Watch Video


PCI-SIG Developer's Conference: What's New with Gen 5 and When Will it be Adopted?

The release of PCIe 4.0 rev 1.0 in October 2017 was anticlimactic after the announcement...

How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard

We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary version...