SoC Design IP and Verification IP Solutions | Cadence IP

Design with

Go with an open IP platform and the freedom to customize your app driven SoC design

Read more

Expert Corner

Whiteboard Wednesdays

Whiteboard Wednesdays - The Truth about Designing for Automotive Functional Safety
Watch Video


How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard

We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary version...

New AMBA 5 ACE/AXI Specification and Its Support in Cadence ACE/AXI VIP

As discussed in the previous installments of the blog, the recent update of the AMBA®...