SoC Design IP and Verification IP Solutions | Cadence IP

Design with

Go with an open IP platform and the freedom to customize your app driven SoC design

Read more

Expert Corner

Whiteboard Wednesdays

Whiteboard Wednesdays - Tensilica Neural Network Compiler: An Offline Tool for Efficient Deployment of Neural Networks
Watch Video


NXP Introduces Tensilica HiFi 4 DSP-based Platforms to Secure IoT Edge Devices

Trust. Privacy. Confidentiality. These are three important concerns for designers of IoT edge devices. Today...

Evolution of DisplayPort

In 2006, the Video Electronics Standards Association (VESA) designed a new display interface to compete...