Home: IP Portfolio > Design IP > Analog IP > Monitoring IP

Monitoring IP

Cadence® Monitoring IP is a series of IP, derived from our ADC, and targeted to monitor the status of sections of a system on chip (SoC) or ASIC. This series of IP is used to report the voltage level, temperature, and process variation inside the SoC/ASIC to the CPU.

Our Monitoring IP is a critical component in applications such as dynamic voltage and frequency scaling (DVFS) for battery, power, or performance management. With a relatively small size and low power, these IP designs can be liberally placed across a large SoC/ASIC as needed. In newer nodes where process variation can vary significantly, Cadence Monitoring IP can assist in minimizing yield drops by compensating for voltage and process variation.

Benefits

  • Build in one temperature cell
  • Up to eight inputs sampled at 1MSPS with higher sample rate option also available
  • Easy integration: low non-restrictive metal stacks and self-contained analog macro design
  • Companion to all Cadence IP
  • Silicon-proven solution at leading-edge nodes

Click on the part number to see the datasheet, if available.

Product Table

PART NUMBER PRODUCT DESCRIPTION PROCESS NODE
IP9400C Aux temp sensor 12-bit digital readout GF28LP
IP9402C Aux temp sensor 12-bit digital readout T40G
IP9403C Aux temp sensor 12-bit digital readout T40LP
IP9404C Aux temp sensor 12-bit digital readout T65LP
IP9408C Aux temp sensor 12-bit digital readout GF55LPe
IP9410C Aux temp sensor 12-bit digital readout T28HPM
IP9413C Aux temp sensor 12-bit digital readout T28HPC