IP Solutions for SoC Design and Verification | Cadence IP

Design with

Go with an open IP platform and the freedom to customize your app driven SoC design

Read more

Expert Corner

Whiteboard Wednesdays

Whiteboard Wednesdays - Verifying Solid State Drives Incorporating NVM Express
Watch Video


PCIe Gen4 LIVE Demo at PCI-SIG DevCon Next Week

By: Moshik Rubin

The PCI-SIG has (FINALLY) released the PCIe 4.0 rev 0.3 specification for members' review, just in time...

IP at DAC? You Bet!

By: PaulaJones

This year, the Design Automation Conference (June 1-5 in San Francisco) has put a lot...